论文信息 - Design impact on drain multiplication latch-up triggering - 字舞流文

Design impact on drain multiplication latch-up triggering

Ludo Deferm | C. Claeys | H. Lebon | Gilbert Declerck | L. Deferm | C. Claeys | G. Declerck | H. Lebon

[1] D.L. Wollesen,et al. N-Well and p-well performance comparison , 1983, 1983 International Electron Devices Meeting.

[2] E. Zanoni,et al. Latch-up analysis of CMOS integrated circuits for automotive applications , 1985 .

[3] C. D. Hartgring,et al. A 40-ns/100-pF low power full-CMOS 256 K (32 K/spl times/8) SRAM , 1987 .

[4] C. Claeys,et al. Two- and three-dimensional calculation of substrate resistance , 1988 .

[5] C. Claeys,et al. The influence of the drain multiplication current on latchup behavior , 1988 .