Optimally minimizing overlay violation in self-aligned double patterning decomposition for row-based standard cell layout in polynomial time

Self-aligned double patterning is one of the most promising double patterning techniques for sub-20nm nodes. As in any multiple patterning techniques, layout decomposition is the most important problem. In SADP decomposition, overlay is among the most primary concerns. Most of the existing works target at minimizing the overall overlay, while others totally forbid the overlay. On the other hand, most of the works either rely on exponential time methods, or apply heuristic that cannot guarantee to find a solution. In this paper, we consider the SADP decomposition problem in row-based standard cell layout, where the overlay violations are minimized. Although SADP decomposition has been shown to be NP-hard in general, we showed that it can be solved in polynomial time when the layout is row-based standard cells. We propose a polynomial time optimal algorithm that finds a decomposition with minimum overlay violations. The efficiency of our method is further demonstrated by the experimental results.

[1]  Zigang Xiao,et al.  A polynomial time triple patterning algorithm for cell based row-structure layout , 2012, 2012 IEEE/ACM International Conference on Computer-Aided Design (ICCAD).

[2]  Yuelin Du,et al.  A Polynomial Time Exact Algorithm for Overlay-Resistant Self-Aligned Double Patterning (SADP) Layout Decomposition , 2013, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.

[3]  David Z. Pan,et al.  Flexible 2D layout decomposition framework for spacer-type double pattering lithography , 2011, 2011 48th ACM/EDAC/IEEE Design Automation Conference (DAC).

[4]  Yuelin Du,et al.  Effective decomposition algorithm for self-aligned double patterning lithography , 2011, Advanced Lithography.

[5]  Yunfei Deng,et al.  Decomposition strategies for self-aligned double patterning , 2010, Advanced Lithography.

[6]  David Z. Pan,et al.  Flexible self-aligned double patterning aware detailed routing with prescribed layout planning , 2012, ISPD '12.

[7]  Harry J. Levinson,et al.  Self-aligned double patterning (SADP) compliant design flow , 2012, Advanced Lithography.

[8]  Qiao Li NP-completeness result for positive line-by-fill SADP process , 2010, Photomask Technology.

[9]  Yuelin Du,et al.  A polynomial time exact algorithm for self-aligned double patterning layout decomposition , 2012, ISPD '12.

[10]  Yayi Wei,et al.  Advanced Processes for 193-nm Immersion Lithography , 2009 .

[11]  Yuelin Du,et al.  Spacer-is-dielectric-compliant detailed routing for self-aligned double patterning lithography , 2013, 2013 50th ACM/EDAC/IEEE Design Automation Conference (DAC).

[12]  Ping Xu,et al.  Demonstration of 32nm half-pitch electrical testable NAND FLASH patterns using self-aligned double patterning , 2009, Advanced Lithography.

[13]  J. Andres Torres,et al.  Self-aligned double patterning (SADP) layout decomposition , 2011, 2011 12th International Symposium on Quality Electronic Design.

[14]  David Z. Pan,et al.  Layout decomposition of self-aligned double patterning for 2D random logic patterning , 2011, Advanced Lithography.

[15]  Yuelin Du,et al.  Self-aligned double patterning decomposition for overlay minimization and hot spot detection , 2011, 2011 48th ACM/EDAC/IEEE Design Automation Conference (DAC).

[16]  J. Andres Torres,et al.  Self-aligned double-patterning (SADP) friendly detailed routing , 2011, Advanced Lithography.