Hierarchical top-down design of analog sensor interfaces: from system-level specifications down to silicon

The complete application of a hierarchical top-down design methodology to analog sensor interface front-ends is presented: from system-level specifications down to implementation in silicon, including high-level synthesis, analog block generation and layout generation. A new approach for implementing accurate and fast estimators for the different blocks in the architecture is described. These estimators provide the essential link between the high-level synthesis and the block generation in our hierarchical top-down methodology. The methodology is illustrated by means of the design of a complex and realistic example. Measurement results are included.

[1]  Georges Gielen,et al.  A performance-driven placement tool for analog integrated circuits , 1995 .

[2]  J.L. Huertas,et al.  A prototype tool for optimum analog sizing using simulated annealing , 1992, [Proceedings] 1992 IEEE International Symposium on Circuits and Systems.

[3]  Rob A. Rutenbar,et al.  Analog circuit synthesis for large, realistic cells: designing a pipelined A/D converter with ASTRX/OBLX , 1994, Proceedings of IEEE Custom Integrated Circuits Conference - CICC '94.

[4]  Georges G. E. Gielen,et al.  High-level synthesis of analog sensor interface front-ends , 1997, Proceedings European Design and Test Conference. ED & TC 97.

[5]  Georges G. E. Gielen,et al.  An analogue module generator for mixed analogue/digital asic design , 1995, Int. J. Circuit Theory Appl..

[6]  Willy M. C. Sansen,et al.  Low-noise wide-band amplifiers in bipolar and CMOS technologies , 1990, The Kluwer international series in engineering and computer science.