A new fast-lock, low-jitter, and all-digital frequency synthesizer for DVB-T receivers

Lock time and convergence time are the most important challenges in delay-locked loops DLLs. In this paper we cover French very high frequency band with a novel all-digital fast-lock DLL-based frequency synthesizer. Because this new architecture uses a digital signal processing unit instead of using phase frequency detector, charge pump, and loop filter in conventional DLL, therefore, it shows better jitter performance, lock time, and convergence speed than previous related works. Optimization methods are used to make input and output signals of the proposed DLL in phase. The proposed architecture is designed to cover all channels of French very high frequency band by choosing number of delay cells in signal path. Simulation has been done for 22-27 delay cells, and fREF=16MHz, which can produce output frequency in range of 176-216MHz. Locking time is approximately 0.3µs, which is equal to five clock cycles of reference clock. All of the simulation results show superiority of the proposed structure. Copyright © 2013 John Wiley & Sons, Ltd.

[1]  Mohammad Sharifkhani,et al.  Low voltage and low power DLL-based frequency synthesizer for covering VHF frequency band , 2011, 2011 6th International Conference on Design & Technology of Integrated Systems in Nanoscale Era (DTIS).

[2]  S. Saeedi,et al.  A DLL-based frequency synthesizer for VHF DVB-H/T receivers , 2010, 2010 XIth International Workshop on Symbolic and Numerical Methods, Modeling and Applications to Circuit Design (SM2ACD).

[3]  Seong-Ook Jung,et al.  A DLL based clock generator for low-power mobile SoCs , 2010, IEEE Transactions on Consumer Electronics.

[4]  Shen-Iuan Liu,et al.  A 40–550 MHz Harmonic-Free All-Digital Delay-Locked Loop Using a Variable SAR Algorithm , 2007, IEEE Journal of Solid-State Circuits.

[5]  Mohammad Gholami,et al.  A Novel Low Power Architecture for DLL-Based Frequency Synthesizers , 2013, Circuits Syst. Signal Process..

[6]  G. Forsythe.  On the asymptotic directions of thes-dimensional optimum gradient method , 1968 .

[7]  Borivoje Nikolic,et al.  A 15 MHz to 600 MHz, 20 mW, 0.38 mm $^{2}$ Split-Control, Fast Coarse Locking Digital DLL in 0.13 $\mu$ m CMOS , 2012, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.

[8]  Nam-Seog Kim,et al.  Low voltage wide range DLL-based quad-phase core clock generator for high speed network SRAM application , 2005, Proceedings of the IEEE 2005 Custom Integrated Circuits Conference, 2005..

[9]  Kuo-Hsing Cheng,et al.  A Fast-Lock Wide-Range Delay-Locked Loop Using Frequency-Range Selector for Multiphase Clock Generator , 2007, IEEE Transactions on Circuits and Systems II: Express Briefs.

[10]  Sung-Mo Kang,et al.  Low-power small-area /spl plusmn/7.28 ps jitter 1 GHz DLL-based clock generator , 2002, 2002 IEEE International Solid-State Circuits Conference. Digest of Technical Papers (Cat. No.02CH37315).

[11]  Guoyin Li,et al.  Global convergence of the Polak-Ribière-Polyak conjugate gradient method with an Armijo-type inexact line search for nonconvex unconstrained optimization problems , 2008, Math. Comput..

[12]  Kinam Kim,et al.  Low-jitter multi-phase digital DLL with closest edge selection scheme for DDR memory interface , 2008 .

[13]  Ya-Xiang Yuan,et al.  A Nonlinear Conjugate Gradient Method with a Strong Global Convergence Property , 1999, SIAM J. Optim..

[14]  A. L. Coban,et al.  A 2.5-3.125-Gb/s quad transceiver with second-order analog DLL-based CDRs , 2004, IEEE Journal of Solid-State Circuits.

[15]  Jae-Yoon Sim,et al.  A 2-Gb/s Intrapanel Interface for TFT-LCD With a VSYNC-Embedded Subpixel Clock and a Cascaded Deskew and Multiphase DLL , 2011, IEEE Transactions on Circuits and Systems II: Express Briefs.

[16]  Shen-Iuan Liu,et al.  A wide-range and fast-locking all-digital cycle-controlled delay-locked loop , 2005, IEEE J. Solid State Circuits.

[17]  Zengxin Wei,et al.  A descent nonlinear conjugate gradient method for large-scale unconstrained optimization , 2007, Appl. Math. Comput..

[18]  D. Kavalov,et al.  Neural network surface acoustic wave RF signal processor for digital modulation recognition , 2002, IEEE Transactions on Ultrasonics, Ferroelectrics and Frequency Control.

[19]  Eric A. M. Klumperink,et al.  Advantages of Shift Registers Over DLLs for Flexible Low Jitter Multiphase Clock Generation , 2008, IEEE Transactions on Circuits and Systems II: Express Briefs.

[20]  Guoyin Li,et al.  New conjugacy condition and related new conjugate gradient methods for unconstrained optimization , 2007 .

[21]  Liang-Hung Lu,et al.  A 0.6 V Low-Power Wide-Range Delay-Locked Loop in 0.18 $\mu$m CMOS , 2009, IEEE Microwave and Wireless Components Letters.

[22]  Chulwoo Kim,et al.  Low-power small-area ±7.28 ps jitter 1 GHz DLL-based clock generator , 2002 .

[23]  M. Gholami,et al.  New method to synthesize the frequency bands with DLL-based frequency synthesizer , 2011, 2011 International Conference on Communications and Signal Processing.

[24]  Deog-Kyoon Jeong,et al.  A 0.6-2.5 GBaud CMOS tracked 3/spl times/ oversampling transceiver with dead-zone phase detection for robust clock/data recovery , 2001, 2001 IEEE International Solid-State Circuits Conference. Digest of Technical Papers. ISSCC (Cat. No.01CH37177).

[25]  M. Gholami,et al.  Covering VHF frequency band with novel DLL-based frequency synthesizer , 2011, 2011 International Conference on Communications and Signal Processing.

[26]  Mohammad Gholami,et al.  Analysis of DLL Jitter due to Voltage-Controlled Delay Line , 2013, Circuits Syst. Signal Process..

[27]  Chulwoo Kim,et al.  A 7 ps Jitter 0.053 mm $^{2}$ Fast Lock All-Digital DLL With a Wide Range and High Resolution DCC , 2009, IEEE Journal of Solid-State Circuits.

[28]  B. Razavi,et al.  Analysis and modeling of bang-bang clock and data recovery circuits , 2004, IEEE Journal of Solid-State Circuits.

[29]  Gonglin Yuan,et al.  Modified nonlinear conjugate gradient methods with sufficient descent property for large-scale optimization problems , 2009, Optim. Lett..

[30]  H. Akaike.  On a successive transformation of probability distribution and its application to the analysis of the optimum gradient method , 1959 .

[31]  Shey-Shi Lu,et al.  A Waveform-Dependent Phase-Noise Analysis for Edge-Combining DLL Frequency Multipliers , 2012, IEEE Transactions on Microwave Theory and Techniques.

[32]  Hyun-Woo Lee,et al.  A 3.57 Gb/s/pin Low Jitter All-Digital DLL With Dual DCC Circuit for GDDR3 DRAM in 54-nm CMOS Technology , 2011, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.

[33]  Mohammad Gholami,et al.  A novel architecture for low voltage-low power DLL-based frequency multipliers , 2011, IEICE Electron. Express.

[34]  Yuanjin Zheng,et al.  50–250 MHz ΔΣ DLL for Clock Synchronization , 2010, IEEE Journal of Solid-State Circuits.