Performance analysis of single stage interconnection networks
暂无分享,去创建一个
Dharma P. Agrawal | Chienhua Chen | J. R. Burke | T.-Y. Lee | D. Agrawal | Tsung-Ying Lee | J. R. Burke | Chienhua Chen
[1] Duncan H. Lawrie,et al. Access and Alignment of Data in an Array Processor , 1975, IEEE Transactions on Computers.
[2] Dharma P. Agrawal,et al. Dynamic Accessibility Testing and Path Length Optimization of Multistage Interconnection Networks , 1985, IEEE Transactions on Computers.
[3] Harold S. Stone,et al. Parallel Processing with the Perfect Shuffle , 1971, IEEE Transactions on Computers.
[4] Tse-yun Feng,et al. A Survey of Interconnection Networks , 1981, Computer.
[5] J. E. Wirsching,et al. Minimization of Path Lengths in Single Stage Connection Networks , 1982, ICDCS.
[6] Dharma P. Agrawal,et al. Analysis and Design of Nonequivalent Multistage Interconnection Networks , 1988, IEEE Trans. Computers.