Counterflow Pipelining: Architectural Support for Preemption in Asynchronous Systems using Anti-Tokens
暂无分享,去创建一个
[1] Steven M. Nowick,et al. An introduction to asynchronous circuit design , 1998 .
[2] Anselmo Lastra,et al. A scalable counterflow-pipelined asynchronous radix-4 Booth multiplier , 2005, 11th IEEE International Symposium on Asynchronous Circuits and Systems.
[3] Anselmo Lastra,et al. An area- and energy-efficient asynchronous Booth multiplier for mobile devices , 2004, IEEE International Conference on Computer Design: VLSI in Computers and Processors, 2004. ICCD 2004. Proceedings..
[4] Jim Garside,et al. Early Output Logic using Anti-Tokens , 2003 .
[5] Ivan E. Sutherland,et al. The counterflow pipeline processor architecture , 1994, IEEE Design & Test of Computers.
[6] Steven M. Nowick,et al. MOUSETRAP: ultra-high-speed transition-signaling asynchronous pipelines , 2001, Proceedings 2001 IEEE International Conference on Computer Design: VLSI in Computers and Processors. ICCD 2001.