论文信息 - A 20 MIPS Peak Microprocessor with On-Chip Cache,

A 20 MIPS Peak Microprocessor with On-Chip Cache,

Abstract : MIPS-X is a 32b microprocessor with an on-chip 16Kb instruction cache. The chip is implemented in a 2 micron drawn channel length, 2-layer metal CMOS technology, contains 150K transistors in an 8mm by 8.5mm die, and has 84 signal pins and 24 power pins. At a peak operating frequency of 20MHz the chip will dissipate less than 2W. (Author)

Paul Chow | John L. Hennessy | Mark Horowitz | John M. Acken | P. G. Gulak

[1] C. Rowen,et al. A pipelined 32b NMOS microprocessor , 1984, 1984 IEEE International Solid-State Circuits Conference. Digest of Technical Papers.