Reversed Double Pole-Zero Cancellation Frequency Compensation Technique for Three-Stage Amplifiers

A novel frequency compensation technique for three-stage amplifiers is introduced. The proposed solution exploits two Miller capacitors, two resistors and an additional feedforward stage which can be implemented without entailing extra transistors. Design equations using the phase margin as design parameter are carried out. The technique is used to design, with a standard CMOS 0.35-mum process, a 2-V three-stage amplifier driving a 500-pF load capacitor. The amplifier dissipates only 70muA at DC and achieves a 1.2-MHz gain-bandwidth product, showing a significant improvement in (MHz-pF)/mA performance

[1]  Gaetano Palumbo,et al.  Feedback Amplifiers: Theory and Design , 2002 .

[2]  Gaetano Palumbo,et al.  Active reversed nested Miller compensation for three-stage amplifiers , 2006, 2006 IEEE International Symposium on Circuits and Systems.

[3]  Gaetano Palumbo,et al.  Design guidelines for reversed nested Miller compensation in three-stage amplifiers , 2003, IEEE Trans. Circuits Syst. II Express Briefs.

[4]  Gaetano Palumbo,et al.  Design methodology and advances in nested-Miller compensation , 2002 .

[5]  Ka Nang Leung,et al.  Analysis of multistage amplifier-frequency compensation , 2001 .

[6]  E. Sanchez-Sinencio,et al.  Single Miller capacitor frequency compensation technique for low-power multistage amplifiers , 2005, IEEE Journal of Solid-State Circuits.

[7]  Hoi Lee,et al.  Advances in active-feedback frequency compensation with power optimization and transient improvement , 2004, IEEE Transactions on Circuits and Systems I: Regular Papers.

[8]  W. Sansen,et al.  AC boosting compensation scheme for low-power multistage amplifiers , 2004, IEEE Journal of Solid-State Circuits.

[9]  Johan H. Huijsing,et al.  Frequency Compensation Techniques for Low-Power Operational Amplifiers , 1995 .

[10]  Feng Zhu,et al.  Feedforward reversed nested Miller compensation techniques for three-stage amplifiers , 2005, 2005 IEEE International Symposium on Circuits and Systems.

[11]  Kong-Pang Pun,et al.  Reversed nested Miller compensation with voltage buffer and nulling resistor , 2003, IEEE J. Solid State Circuits.