A 15 GHz and a 20 GHz low noise amplifier in 90 nm RF-CMOS

The design and measured performance of two low-noise amplifiers at 15 GHz and 20 GHz realized in a 90 nm RF-CMOS process are presented in this work. The 15 GHz LNA achieves a power gain of 12.9 dB, a noise figure of 2.0 dB and an input referred third-order intercept point (IIP3) of -2.3 dBm. The 20 GHz LNA has a power gain of 8.6 dB, a noise figure of 3.0 dB and an IIP3 of 5.6 dBm. Compared to previously reported designs, these two LNAs show lower noise figure at lower power consumption

[1]  Kyung-Wan Yu,et al.  CMOS K-band LNAs design counting both interconnect transmission line and RF pad parasitics , 2004, 2004 IEE Radio Frequency Integrated Circuits (RFIC) Systems. Digest of Papers.

[2]  Xiang Guan,et al.  A 24-GHz CMOS front-end , 2004, IEEE Journal of Solid-State Circuits.

[3]  Yuan Taur,et al.  A 23.8-GHz SOI CMOS tuned amplifier , 2002 .

[4]  H. Zirath,et al.  90 nm CMOS MMIC amplifier , 2004, 2004 IEE Radio Frequency Integrated Circuits (RFIC) Systems. Digest of Papers.

[5]  F. Ellinger.  26-42 GHz SOI CMOS low noise amplifier , 2004, IEEE Journal of Solid-State Circuits.

[6]  E. Beyne,et al.  Wafer-level packaging technology for high-Q on-chip inductors and transmission lines , 2004, IEEE Transactions on Microwave Theory and Techniques.

[7]  Piet Wambacq,et al.  A Mixed-Signal Design Roadmap , 2001, IEEE Des. Test Comput..

[8]  K.-Y. Lin,et al.  A 24-GHz 3.9-dB NF low-noise amplifier using 0.18 /spl mu/m CMOS technology , 2005, IEEE Microwave and Wireless Components Letters.