A Framework for Architecture-Level Exploration of 3-D FPGA Platforms

Interconnection structures in FPGAs increasingly contribute more to the delay and power consumption. Three-dimensional (3-D) chip stacking is touted as the silver bullet technology that can keep Moore's momentum and fuel the next wave of consumer electronics products. However, the benefits of such a technology have not been sufficiently explored yet. This paper introduces a novel 3-D FPGA, where logic, memory and I/O resources are assigned to different layers. Experimental results prove the efficiency of our architecture for a wide range of application domains, since we achieve average performance improvement and power saving of 30% and 10%, respectively.

[1]  Patrick Dorsey.  Xilinx Stacked Silicon Interconnect Technology Delivers Breakthrough FPGA Capacity, Bandwidth, and Power Efficiency , 2010 .

[2]  Kia Bazargan,et al.  Three-dimensional place and route for FPGAs , 2005, Proceedings of the ASP-DAC 2005. Asia and South Pacific Design Automation Conference, 2005..

[3]  Uri C. Weiser,et al.  Interconnect-power dissipation in a microprocessor , 2004, SLIP '04.

[4]  Dimitrios Soudris,et al.  A software-supported methodology for exploring interconnection architectures targeting 3-D FPGAs , 2009, 2009 Design, Automation & Test in Europe Conference & Exhibition.

[5]  Anantha Chandrakasan,et al.  Design tools for 3-D integrated circuits , 2003, ASP-DAC '03.

[6]  Harry Sidiropoulos,et al.  A Methodology and Tool Framework for Supporting Rapid Exploration of Memory Hierarchies in FPGAs , 2011, 2011 21st International Conference on Field Programmable Logic and Applications.

[7]  Chun-Lung Hsu,et al.  Interlaced switch boxes placement for three‐dimensional FPGA architecture design , 2012, Int. J. Circuit Theory Appl..

[8]  Vaughn Betz,et al.  Architecture and CAD for Deep-Submicron FPGAS , 1999, The Springer International Series in Engineering and Computer Science.

[9]  Joungho Kim,et al.  Development and Evaluation of 3-D SiP with Vertically Interconnected Through Silicon Vias (TSV) , 2007, 2007 Proceedings 57th Electronic Components and Technology Conference.

[10]  Kia Bazargan,et al.  Three-dimensional place and route for FPGAs , 2005, Proceedings of the ASP-DAC 2005. Asia and South Pacific Design Automation Conference, 2005..

[11]  Mingjie Lin,et al.  Performance Benefits of Monolithically Stacked 3-D FPGA , 2006, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.