A Low-Power Time-to-Digital Converter for the CMS Endcap Timing Layer (ETL) Upgrade

We present the design and test results of a Time-to-Digital-Converter (TDC). The TDC will be a part of the readout ASIC, called ETROC, to read out Low-Gain Avalanche Detectors (LGADs) for the CMS Endcap Timing Layer (ETL) of High-Luminosity LHC upgrade. One of the challenges of the ETROC design is that the TDC is required to consume less than 200 W for each pixel at the nominal hit occupancy of 1%. To meet the low-power requirement, we use a single delay line for both the Time of Arrival (TOA) and the Time over Threshold (TOT) measurements without delay control. A double-strobe self-calibration scheme is used to compensate for process variation, temperature, and power supply voltage. The TDC is fabricated in a 65 nm CMOS technology. The overall performances of the TDC have been evaluated. The TOA has a bin size of 17.8 ps within its effective dynamic range of 11.6 ns. The effective measurement precision of the TOA is 5.6 ps and 9.9 ps with and without the nonlinearity correction, respectively. The TDC block consumes 97 W at the hit occupancy of 1%. Over a temperature range from 23 C to 78 C and a power supply voltage range from 1.05 V to 1.35 V (the nominal value of 1.20 V), the self-calibrated bin size of the TOA varies within 0.4%. The measured TDC performances meet the requirements except that more tests will be performed in the future to verify that the TDC complies with the radiation-tolerance specifications.

[1]  G. Pellegrini,et al.  Technology developments and first measurements of Low Gain Avalanche Detectors (LGAD) for high energy physics applications , 2014 .

[2]  Jinyuan Wu,et al.  Uneven bin width digitization and a timing calibration method using cascaded PLL , 2014, 2014 19th IEEE-NPSS Real Time Conference.

[3]  P. Dudek,et al.  A high-resolution CMOS time-to-digital converter utilizing a Vernier delay line , 2000, IEEE Journal of Solid-State Circuits.

[4]  Pawel Kwiatkowski,et al.  Efficient Implementation of Multiple Time Coding Lines-Based TDC in an FPGA Device , 2020, IEEE Transactions on Instrumentation and Measurement.

[5]  A. Dragone,et al.  ALTIROC1, a 25 pico-second time resolution ASIC for the ATLAS High Granularity Timing Detector (HGTD) , 2020 .

[6]  C. Moon,et al.  The Analog Front-end for the LGAD Based Precision Timing Application in CMS ETL , 2020, 2012.14526.

[7]  Jinyuan Wu,et al.  Several Key Issues on Implementing Delay Line Based TDCs Using FPGAs , 2009, IEEE Transactions on Nuclear Science.

[8]  Maurizio Boscardin,et al.  Design optimization of ultra-fast silicon detectors , 2015 .

[9]  Jinyuan Wu,et al.  The 10-ps wave union TDC: Improving FPGA TDC resolution beyond its cell delay , 2008, 2008 IEEE Nuclear Science Symposium Conference Record.

[10]  Jinyuan Wu,et al.  A low-power wave union TDC implemented in FPGA , 2012 .

[11]  D. Gnani,et al.  Characterization of radiation effects in 65 nm digital circuits with the DRAD digital radiation test chip , 2017 .

[12]  M. Mota,et al.  A high-resolution time interpolator based on a delay locked loop and an RC delay line , 1999, IEEE J. Solid State Circuits.