Functional verification of network processor
暂无分享,去创建一个
Network processor is a type of specific instruction set processor which is used to process the data packet and possess specific circuit. In this paper, based on the testbench of network processor, functional coverage models are built by the two types of functional coverage expression provided by SystemVerilog. The functional coverage can be obtained automatically by these models. According to the functional coverage, we can modify the testcases to get a fast convergence of functional coverage, so that the network processor acquires efficient functional verification. To reduce the time to fix bugs' position, the assertion of property is also discussed in the paper.
[1] Zha Xin. Verification Method of SVA Language , 2010 .
[2] Janick Bergeron,et al. Writing Testbenches using SystemVerilog , 2006 .
[3] Christian B. Spear,et al. SystemVerilog for Verification: A Guide to Learning the Testbench Language Features , 2007 .