A Regularly Modularized Multiplexer-based Full Adder for Arithmetic Applications

In this paper, we propose a novel multiplexer-based full adder design, denoted as MUXFA, by using regular modules for arithmetic applications. The MUXFA full adder is composed of three identical modules, in which each module separately operates for XOR-XNOR function, sum function, and carry function. The structure of the multiplexer-based full adder can be easily constructed by merely a single multiplexer module, its follows comes the features including fast design time, regular structure, simple layout, and enhanced layout efficiency. Furthermore, n-bit adder can be realiz ed in regular architecture by using a single multiplexer module. The advantages of the design are with design simplicity, design regularity, a nd integrated-circuit (IC) layout modularity. These characteristics are useful and important in cell-based design especially for increase in IC layout efficiency. Due to the regularity and modularity, the proposed full adder is utilization of nineteen transistors only . Comparing with the open literatures, the transistor count is reduced 26.3% to 47.3% and power-delay-product (PDP) is reduced 48% to 122%. In 16-bit ripple carry adder (RCA) architecture, the proposed adder in power consumption, time delay, and PDP characteristics all are greatly improved, particularly in PDP is reduced about 27.5% to 69.0%. The experimental results show that the multiplexer-based MUXFA full adder is verified to be effective and practical.

[1]  Haomin Wu,et al.  A new design of the CMOS full adder , 1992 .

[2]  Yingtao Jiang,et al.  Design and analysis of low-power 10-transistor full adders using novel XOR-XNOR gates , 2002 .

[3]  Yin-Tsung Hwang,et al.  A Novel High-Speed and Energy Efficient 10-Transistor Full Adder Design , 2007, IEEE Transactions on Circuits and Systems I: Regular Papers.

[4]  Magdy A. Bayoumi,et al.  Design of Robust, Energy-Efficient Full Adders for Deep-Submicrometer Design Using Hybrid-CMOS Logic Style , 2006, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.

[5]  Magdy A. Bayoumi,et al.  A low power 10-transistor full adder cell for embedded architectures , 2001, ISCAS 2001. The 2001 IEEE International Symposium on Circuits and Systems (Cat. No.01CH37196).

[6]  ChangChip-Hong,et al.  A review of 0.18-µm full adder performances for tree structured arithmetic circuits , 2005 .

[7]  Ming-Chien Tsai,et al.  High-Performance Low-Power Full-Swing Full Adder Cores with Output Driving Capability , 2006, APCCAS 2006 - 2006 IEEE Asia Pacific Conference on Circuits and Systems.

[8]  Yu-Cherng Hung,et al.  A Low-Power High-Speed Hybrid CMOS Full Adder for Embedded System , 2007, 2007 IEEE Design and Diagnostics of Electronic Circuits and Systems.

[9]  Lizy Kurian John,et al.  A novel low power energy recovery full adder cell , 1999, Proceedings Ninth Great Lakes Symposium on VLSI.

[10]  D. Radhakrishnan,et al.  Low-voltage low-power CMOS full adder , 2001 .

[11]  Chip-Hong Chang,et al.  A review of 0.18-/spl mu/m full adder performances for tree structured arithmetic circuits , 2005 .

[12]  Mónico Linares Aranda,et al.  CMOS Full-Adders for Energy-Efficient Arithmetic Applications , 2011, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.

[13]  S. Akashe,et al.  A novel high-performance CMOS 1 bit full-adder cell , 2013, 2013 7th International Conference on Intelligent Systems and Control (ISCO).

[14]  M.B. Srinivas,et al.  New improved 1-bit full adder cells , 2008, 2008 Canadian Conference on Electrical and Computer Engineering.