Hardware Coprocessor Synthesis from an ANSI C Specification

This article shows how design space exploration can be realized through high-level synthesis.It presents a case study of a hardware implementation of the advanced encryption standard (AES) Rijindael algorithm. Starting from algorithmic specification, it generate various architectures by using the C2R compiler.

[1]  Wei Zhang,et al.  A Methodology for Power Aware High-Level Synthesis of Co-processors from Software Algorithms , 2010, 2010 23rd International Conference on VLSI Design.

[2]  Sandeep K. Shukla,et al.  VT Matrix Multiply Design for MEMOCODE '07 , 2007, 2007 5th IEEE/ACM International Conference on Formal Methods and Models for Codesign (MEMOCODE 2007).

[3]  James E. Stine,et al.  A framework for high-level synthesis of system on chip designs , 2005, 2005 IEEE International Conference on Microelectronic Systems Education (MSE'05).

[4]  Sandeep K. Shukla,et al.  Verifying Compiler Based Refinement of BluespecTM , 2008, SPIN.