Progressive bridge identification

We present an efficient algorithm for identification of two-line bridges in combinational CMOS logic that narrows down the two-line bridge candidates based on tester responses for voltage tests. Due to the implicit enumeration of bridge sites, no layout extraction or precomputed stuck-at fault dictionaries are required. The bridge identification is easily refined using additional test pattern results when necessary. We present results for benchmark circuits and four common fault models (wiredAND, wired-OR, dominant, and composite), evaluate the diagnosis against other possible fault types, and summarize the quality of our results.

[1]  W. Kent Fuchs,et al.  A deductive technique for diagnosis of bridging faults , 1997, ICCAD 1997.

[2]  R. D. Blanton,et al.  Universal fault simulation using fault tuples , 2000, Proceedings 37th Design Automation Conference.

[3]  Sreejit Chakravarty,et al.  An Algorithm for Diagnosing Two-Line Bridging Faults in Combinational Circuits , 1993, 30th ACM/IEEE Design Automation Conference.

[4]  Srikanth Venkataraman,et al.  POIROT: a logic fault diagnosis tool and its applications , 2000, Proceedings International Test Conference 2000 (IEEE Cat. No.00CH37159).

[5]  Sreejit Chakravarty,et al.  Locating bridging faults using dynamically computed stuck-at fault dictionaries , 1998, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..

[6]  Sreejit Chakravarty,et al.  Algorithms for IDDQ measurement based diagnosis of bridging faults , 1992, J. Electron. Test..

[7]  B. Chess,et al.  Diagnosis of realistic bridging faults with single stuck-at information , 1995, Proceedings of IEEE International Conference on Computer Aided Design (ICCAD).

[8]  Wojciech Maly,et al.  Deformations of ic structure in test and yield learning , 2003, International Test Conference, 2003. Proceedings. ITC 2003..

[9]  Kenneth M. Butler,et al.  Bridging fault diagnosis in the absence of physical information , 1997, Proceedings International Test Conference 1997.

[10]  Sarita Thakar,et al.  On the generation of test patterns for combinational circuits , 1993 .

[11]  R. D. Blanton,et al.  Fault tuples: theory and applications , 2004 .

[12]  Melvin A. Breuer,et al.  Digital systems testing and testable design , 1990 .

[13]  S.D. Millman,et al.  Diagnosing CMOS bridging faults with stuck-at fault dictionaries , 1990, Proceedings. International Test Conference 1990.

[14]  Conclusions , 1989 .

[15]  Srikanth Venkataraman,et al.  Poirot: Applications of a Logic Fault Diagnosis Tool , 2001, IEEE Des. Test Comput..

[16]  Tracy Larrabee,et al.  Diagnosing realistic bridging faults with single stuck-at information , 1998, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..

[17]  Robert C. Aitken,et al.  Biased voting: A method for simulating CMOS bridging faults in the presence of variable gate logic thresholds , 1993, Proceedings of IEEE International Test Conference - (ITC).

[18]  John M. Acken,et al.  Special applications of the voting model for bridging faults , 1993 .