Excess loop delay compensation techniques in continuous-time ΔΣ modulators
暂无分享,去创建一个
[1] Gabor C. Temes,et al. Understanding Delta-Sigma Data Converters , 2004 .
[2] Sajal Kumar Das. Mobile Terminal Receiver Design: LTE and LTE-Advanced , 2016 .
[3] A 13-mW 0.22-mm2 continuous-time Delta-Sigma ADC with 68-dB dynamic range in 10-MHz bandwidth , 2014, 2014 IEEE International Conference on Electron Devices and Solid-State Circuits.
[4] Maurits Ortmanns,et al. Finite GBW compensation technique for CT ΔΣ modulators with differentiator based ELD compensation , 2015, 2015 IEEE 13th International New Circuits and Systems Conference (NEWCAS).
[5] Sai-Weng Sin,et al. A passive Excess-Loop-Delay compensation technique for Gm-C based continuous-time ΣΔ modulators , 2011, 2011 IEEE 54th International Midwest Symposium on Circuits and Systems (MWSCAS).
[6] Gabor C. Temes,et al. Digital excess loop delay compensation technique with embedded truncator for continuous-time delta─sigma modulators , 2016 .
[7] Gabor C. Temes,et al. A continuous-time ΔΣ modulator with a digital technique for excess loop delay compensation , 2014, 2014 IEEE International Symposium on Circuits and Systems (ISCAS).
[8] Vason P. Srini,et al. Digital excess loop delay compensation for high speed delta–sigma modulators , 2015 .
[9] Maurits Ortmanns,et al. A Comparative Study on Excess-Loop-Delay Compensation Techniques for Continuous-Time Sigma–Delta Modulators , 2008, IEEE Transactions on Circuits and Systems I: Regular Papers.
[10] Rocío del Río,et al. CMOS Sigma-Delta Converters: Practical Design Guide , 2013 .
[11] Lisa Dresner,et al. Lte And The Evolution To 4g Wireless Design And Measurement Challenges , 2016 .