2 Model and Synthesis Directed Task Assignment for Systems On A Chip
暂无分享,去创建一个
[1] J. R. Armstrong. Modeling and simulation with hardware description languages , 1997, Proceedings. Tenth Annual IEEE International ASIC Conference and Exhibit (Cat. No.97TH8334).
[2] Doug Abbott. PCI Bus Demystified , 2000 .
[3] Wayne H. Wolf,et al. TGFF: task graphs for free , 1998, Proceedings of the Sixth International Workshop on Hardware/Software Codesign. (CODES/CASHE'98).
[4] Jörg Henkel,et al. An approach to automated hardware/software partitioning using a flexible granularity that is driven by high-level estimation techniques , 2001, IEEE Trans. Very Large Scale Integr. Syst..
[5] Gilles Kahn,et al. The Semantics of a Simple Language for Parallel Programming , 1974, IFIP Congress.
[6] T. Martin McGinnity,et al. Genetic algorithm driven hardware-software partitioning for dynamically reconfigurable embedded systems , 2001, Microprocess. Microsystems.
[7] James R. Armstrong,et al. B-algorithm: a behavioral test generation algorithm , 1994, Proceedings., International Test Conference.
[8] Kathryn Fraughnaugh,et al. Introduction to graph theory , 1973, Mathematical Gazette.
[9] Alberto L. Sangiovanni-Vincentelli,et al. Addressing the system-on-a-chip interconnect woes through communication-based design , 2001, Proceedings of the 38th Design Automation Conference (IEEE Cat. No.01CH37232).
[10] James W. Layland,et al. Scheduling Algorithms for Multiprogramming in a Hard-Real-Time Environment , 1989, JACM.
[11] James R. Armstrong,et al. Timing distribution in VHDL behavioral models , 1992, ICCAD.
[12] Guy L. Steele,et al. The Java Language Specification , 1996 .
[13] James R. Armstrong,et al. Behavioral fault simulation in VHDL , 1991, DAC '90.
[14] Theodore S. Rappaport,et al. Wireless communications - principles and practice , 1996 .
[15] Rajesh Gupta,et al. Hardware/software co-design , 1996, Proc. IEEE.
[16] Wayne Wolf,et al. Hardware/Software Co-Design: Principles and Practice , 1997 .
[17] Edward A. Lee,et al. A framework for comparing models of computation , 1998, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..
[18] J. R. Armstrong,et al. Hierarchical test generation for VHDL behavioral models , 1993, 1993 European Conference on Design Automation with the European Event in ASIC Design.
[19] D. W. Engels,et al. A new approach to solving the hardware-software partitioning problem in embedded system design , 2000, Proceedings 13th Symposium on Integrated Circuits and Systems Design (Cat. No.PR00843).
[20] James R. Armstrong,et al. VHDL Design Representation and Synthesis , 2000 .