Insights to memristive memory cell from a reliability perspective

The scaling roadmap of devices under a “more than Moore” scenario is resulting in the emergence of new types of devices. Among them, memristors seem to be promising candidates to be suitable for various areas of application such as in memories and neuromorphic computing chips. However, memristive devices still face some challenges to be resolved before becoming a mainstream. This work analyzes the impact of two of the main reliability concerns in the design of memristive memories: variability and degradation, and proposes circuit solution to enhance their reliability.

[1]  Shimeng Yu,et al.  Metal–Oxide RRAM , 2012, Proceedings of the IEEE.

[2]  Antonio Rubio,et al.  Statistical lifetime analysis of memristive crossbar matrix , 2015, 2015 10th International Conference on Design & Technology of Integrated Systems in Nanoscale Era (DTIS).

[3]  Lei Wang,et al.  Overview of emerging memristor families from resistive memristor to spintronic memristor , 2015, Journal of Materials Science: Materials in Electronics.

[4]  D. Ielmini,et al.  Modeling the Universal Set/Reset Characteristics of Bipolar RRAM by Field- and Temperature-Driven Filament Growth , 2011, IEEE Transactions on Electron Devices.

[5]  N. Singh,et al.  Physical mechanisms of endurance degradation in TMO-RRAM , 2011, 2011 International Electron Devices Meeting.

[6]  L. Chua Memristor-The missing circuit element , 1971 .

[7]  Leon O. Chua Resistance switching memories are memristors , 2011 .