论文信息 - 80 nm poly-Si gate CMOS with HfO/sub 2/ gate dielectric

80 nm poly-Si gate CMOS with HfO/sub 2/ gate dielectric

We report here for the first time the formation of an amorphous oxide layer between the polysilicon gate and hafnium oxide (HfO/sub 2/) gate dielectric due to a lateral oxidation mechanism at the gate edge. Using a polySi reoxidation-free CMOS process, well behaved 80 nm MOSFETs were fabricated with no evidence of lateral oxidation. A CETinv of 25 /spl Aring/ with a leakage current 1000/spl times/ lower than SiO/sub 2/ was obtained for a 30 /spl Aring/ HfO/sub 2//12 /spl Aring/ interfacial oxide stack. In this paper, we present results on the physical and electrical characterization.

[1] R. Wallace,et al. High-κ gate dielectrics: Current status and materials properties considerations , 2001 .

[2] D. Schlom,et al. Thermodynamic stability of binary oxides in contact With silicon , 1996 .

[3] J. Shappir,et al. Investigation of MOS capacitors with thin ZrO2layers and various gate materials for advanced DRAM applications , 1986, IEEE Transactions on Electron Devices.