Anomalous junction leakage current induced by STI dislocations and its impact on dynamic random access memory devices

As the density of dynamic random access memory (DRAM) increases up to giga-bit regime, one of the important problems is the control of the process-induced defects and damage. Although the shallow trench isolation (STI) is widely used for deep submicron devices, it has a great possibility of generating STI dislocations due to its inherently large mechanical stress and damage. When STI dislocations are located within the depletion region of pn junction, anomalous junction leakage current could flow. This junction leakage current degrades the memory cell data retention time and the standby current of DRAM. We resolved the problems from STI dislocations as follows; the crystal defects and the mechanical stress were reduced by optimizing the implantation condition and the densification temperature of trench filled high-density plasma (HDP) oxide, respectively. In addition, the residual mechanical stress before source/drain implantation was relieved through rapid thermal nitridation (RTN). By using these methods, STI dislocations were successfully clamped outside the depletion region of pn junction.

[1]  T. Park,et al.  Modeling of cumulative thermo-mechanical stress (CTMS) produced by the shallow trench isolation process for 1 Gb DRAM and beyond , 1998 .

[2]  T. Nishimura,et al.  Stress analysis of shallow trench isolation for 256 M DRAM and beyond , 1998, International Electron Devices Meeting 1998. Technical Digest (Cat. No.98CH36217).

[3]  K. Yoshida,et al.  Control of trench sidewall stress in bias ECR-CVD oxide-filled STI for enhanced DRAM data retention time , 1998, International Electron Devices Meeting 1998. Technical Digest (Cat. No.98CH36217).

[4]  John Damiano,et al.  Characterization and elimination of trench dislocations , 1998, 1998 Symposium on VLSI Technology Digest of Technical Papers (Cat. No.98CH36216).

[5]  B.J. Park,et al.  A 0.15 /spl mu/m DRAM technology node for 4 Gb DRAM , 1998, 1998 Symposium on VLSI Technology Digest of Technical Papers (Cat. No.98CH36216).

[6]  Kinam Kim,et al.  DRAM technology perspective for gigabit era , 1998 .

[7]  S.H. Hong,et al.  Stress minimization in deep sub-micron full CMOS devices by using an optimized combination of the trench filling CVD oxides , 1997, International Electron Devices Meeting. IEDM Technical Digest.

[8]  Umezawa,et al.  Mechanical Stress Induced MOSFET Punch-through And Process Optimization For Deep Submicron TEOS-O/sub 3/ Filled STI Device , 1997, 1997 Symposium on VLSI Technology.

[9]  S. Aur,et al.  Comparative evaluation of gap-fill dielectrics in shallow trench isolation for sub-0.25 /spl mu/m technologies , 1996, International Electron Devices Meeting. Technical Digest.

[10]  H. Miura,et al.  The impact of mechanical stress control on VLSI fabrication process , 1996, International Electron Devices Meeting. Technical Digest.

[11]  Dae-Won Ha,et al.  Shallow Trench Isolation for Enhancement of Data Retention Times in giga bit DRAM , 1996 .

[12]  P. Fazan,et al.  A highly manufacturable trench isolation process for deep submicron DRAMs , 1993, Proceedings of IEEE International Electron Devices Meeting.

[13]  J. D. Mis,et al.  Stress-induced dislocations in silicon integrated circuits , 1992, IBM J. Res. Dev..

[14]  K. Ryoo,et al.  Location Effects of Extended Defects on Electrical Properties of p+‐n Junction , 1989 .

[15]  E. Weber,et al.  Enhanced elimination of implantation damage upon exceeding the solid solubility , 1987 .

[16]  J. Ziegler Ion Implantation Science and Technology , 1984 .