A 62-90 GHz High Linearity and Low Noise CMOS Mixer Using Transformer-Coupling Cascode Topology

This paper presents a high linearity and low noise mixer for millimeter-wave applications in 65-nm CMOS process. A noise-reduction transformer with harmonic suppression is utilized and inserted between transconductance stage and switch stage to improve the linearity and noise figure (NF). Benefitted from the transformer-coupling cascode topology, the mixer can operate at a low supply voltage without sacrificing the linearity. In addition, this topology provides a great freedom for the choice of biases in transconductance stage and switch stage. Thus, linearity and noise performance can be further improved by optimizing the bias conditions of the two stages. According to experimental results, the proposed mixer exhibits a maximum conversion gain of 9.5 dB and a minimum single sideband NF of 9.2 dB with a local oscillator (LO) power of −3 dBm. The 3-dB bandwidth ranges from 62 to 90 GHz. The input 1-dB compression point ( $P_{\mathrm {1~dB}}$ ) is −3.8 dBm at 77 GHz. Due to the compact and fully symmetrical layout, the LO-to-RF isolation is better than 48 dB.

[1]  Behzad Razavi,et al.  RF Microelectronics (2nd Edition) (Prentice Hall Communications Engineering and Emerging Technologies Series) , 2011 .

[2]  Huihua Liu,et al.  A 54.4–90 GHz Low-Noise Amplifier in 65-nm CMOS , 2017, IEEE Journal of Solid-State Circuits.

[3]  Ali Hajimiri,et al.  Distributed active transformer-a new power-combining and impedance-transformation technique , 2002 .

[4]  Patrick Reynaert,et al.  A 40 nm CMOS E-Band Transmitter With Compact and Symmetrical Layout Floor-Plans , 2015, IEEE Journal of Solid-State Circuits.

[5]  Bumman Kim,et al.  A New RF CMOS Gilbert Mixer With Improved Noise Figure and Linearity , 2008, IEEE Transactions on Microwave Theory and Techniques.

[6]  Jeng-Han Tsai,et al.  Design of 40–108-GHz Low-Power and High-Speed CMOS Up-/Down-Conversion Ring Mixers for Multistandard MMW Radio Applications , 2012, IEEE Transactions on Microwave Theory and Techniques.

[7]  K. O. Kenneth,et al.  Amplification of Nonlinearity in Multiple Gate Transistor Millimeter Wave Mixer for Improvement of Linearity and Noise Figure , 2015, IEEE Microwave and Wireless Components Letters.

[8]  Huei Wang,et al.  Millimeter-Wave Low Power and Miniature CMOS Multicascode Low-Noise Amplifiers with Noise Reduction Topology , 2009, IEEE Transactions on Microwave Theory and Techniques.

[9]  Yi-Jen Chan,et al.  A New Linearization Technique for CMOS RF Mixer Using Third-Order Transconductance Cancellation , 2008, IEEE Microwave and Wireless Components Letters.

[10]  Xiaojun Yuan,et al.  A 60-GHz OOK Receiver With an On-Chip Antenna in 90 nm CMOS , 2010, IEEE Journal of Solid-State Circuits.

[11]  Yumei Huang,et al.  Improved Gilbert mixer with high-precision automatic sweet-spot biasing and activeinductor- based harmonic suppression , 2012 .

[12]  A.A. Abidi,et al.  Noise in RF-CMOS mixers: a simple physical model , 2000, IEEE Journal of Solid-State Circuits.

[13]  Zuo-Min Tsai,et al.  A 17–35 GHz Broadband, High Efficiency PHEMT Power Amplifier Using Synthesized Transformer Matching Technique , 2012, IEEE Transactions on Microwave Theory and Techniques.

[14]  Bumman Kim,et al.  A highly linear and efficient differential CMOS power amplifier with harmonic control , 2006, IEEE J. Solid State Circuits.

[15]  Ilku Nam,et al.  A +12-dBm OIP3 60-GHz RF Downconversion Mixer With an Output-Matching, Noise- and Distortion-Canceling Active Balun for 5G Applications , 2017, IEEE Microwave and Wireless Components Letters.

[16]  Byung-Sung Kim,et al.  A 77 GHz Low LO Power Mixer With a Split Self-Driven Switching Cell in 65 nm CMOS Technology , 2012, IEEE Microwave and Wireless Components Letters.

[17]  Zuo-Min Tsai,et al.  A 10.8-GHz CMOS Low-Noise Amplifier Using Parallel-Resonant Inductor , 2007, 2007 IEEE/MTT-S International Microwave Symposium.