A matched filter design by charge-domain operations
暂无分享,去创建一个
[1] A. K. Lu,et al. 2-/spl mu/m, 1.6-mW gated-g/sub m/ sampler with 72-dB SFDR for f/sub s/=160 Ms/s and f/sub in/=320.25 MHz , 1998 .
[2] Jerome Johnson Tiemann,et al. Charge-domain integrated circuits for signal processing , 1985 .
[3] B. Anderson,et al. Filtering through combination of positive filters , 1999 .
[4] G. E. Smith,et al. Charge coupled semiconductor devices , 1970, Bell Syst. Tech. J..
[5] Andreas G. Andreou,et al. Current-mode subthreshold MOS circuits for analog VLSI neural systems , 1991, IEEE Trans. Neural Networks.
[6] Gert Cauwenberghs,et al. Kerneltron: Support Vector 'Machine' in Silicon , 2002, SVM.
[7] Albert K. Lu,et al. 2- m, 1.6-mW Gated- Sampler with 72-dB , 1998 .
[8] Gert Cauwenberghs,et al. Charge-mode parallel architecture for vector-matrix multiplication , 2001 .
[9] Hiroyuki Nakase,et al. Low Power Current-Cut Switched-Current Matched Filter for CDMA , 2001 .
[10] A. M. Chiang. A CCD programmable signal processor , 1990 .
[11] S. Azuma,et al. CDMA functional blocks using recycling integrator correlators-matched filters and delay-locked loops , 2001, IEEE J. Solid State Circuits.
[12] A. Chiang,et al. A programmable CCD signal processor , 1990, 1990 37th IEEE International Conference on Solid-State Circuits.
[13] A. M. Chiang,et al. A CCD programmable image processor and its neural network applications , 1991 .