Design for reliability: A duty-cycle management system for timing violations

With continuous scaling of CMOS technology, a key issue for the microprocessor and application processor industries is the reliability of silicon. Two salient problems with silicon are Bias Temperature Instability (BTI), which increases the threshold voltage of MOSFETs, and Gate Oxide Breakdown (GOBD), which decreases the gate leakage resistance. Both pose severe limitations for sub-micrometer transistors. Threshold voltage and gate leakage current degradation affect setup/hold time violations and reduce system lifetime. To achieve a reliability tolerant system, we have developed a self-adaptive clock duty cycle controller (DCC) to avoid timing violations of critical paths of a microprocessor. Using lifetime prediction, we show how much the controller can extend system lifetime.

[1]  V. Huard,et al.  Interface trap generation and hole trapping under NBTI and PBTI in advanced CMOS technology with a 2-nm gate oxide , 2004, IEEE Transactions on Device and Materials Reliability.

[2]  Fan Yang,et al.  Statistical reliability analysis under process variation and aging effects , 2009, 2009 46th ACM/IEEE Design Automation Conference.

[3]  Sachin S. Sapatnekar,et al.  BTI-aware design using variable latency units , 2012, 17th Asia and South Pacific Design Automation Conference.

[4]  Guido Groeseneken,et al.  New insights in the relation between electron trap generation and the statistical properties of oxide breakdown , 1998 .

[5]  Guido Groeseneken,et al.  A consistent model for the thickness dependence of intrinsic breakdown in ultra-thin oxides , 1995, Proceedings of International Electron Devices Meeting.

[6]  V.G. Oklobdzija,et al.  Improved sense-amplifier-based flip-flop: design and measurements , 2000, IEEE Journal of Solid-State Circuits.

[7]  Chang-Chih Chen,et al.  System-level variation-aware aging simulator using a unified novel gate-delay model for bias temperature instability, hot carrier injection, and gate oxide breakdown , 2015, Microelectron. Reliab..

[8]  Chang-Chih Chen,et al.  System-level estimation of threshold voltage degradation due to NBTI with I/O measurements , 2014, 2014 IEEE International Reliability Physics Symposium.

[9]  Songwei Pei,et al.  A High-Precision On-Chip Path Delay Measurement Architecture , 2012, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.

[10]  M. Nelhiebel,et al.  Switching oxide traps as the missing link between negative bias temperature instability and random telegraph noise , 2009, 2009 IEEE International Electron Devices Meeting (IEDM).

[11]  David Blaauw,et al.  Statistical timing analysis for intra-die process variations with spatial correlations , 2003, ICCAD-2003. International Conference on Computer Aided Design (IEEE Cat. No.03CH37486).

[12]  Soonyoung Cha,et al.  Gate oxide breakdown parameter extraction with ground and power supply signature measurements , 2014, Design of Circuits and Integrated Systems.

[13]  Gérard Ghibaudo,et al.  Electrical noise and RTS fluctuations in advanced CMOS devices , 2002, Microelectron. Reliab..

[14]  T. Grasser,et al.  The statistical analysis of individual defects constituting NBTI and its implications for modeling DC- and AC-stress , 2010, 2010 IEEE International Reliability Physics Symposium.

[15]  Luca Larcher,et al.  Statistical simulation of leakage currents in MOS and flash memory devices with a new multiphonon trap-assisted tunneling model , 2003 .

[16]  Paolo A. Aseron,et al.  All-Digital Circuit-Level Dynamic Variation Monitor for Silicon Debug and Adaptive Clock Control , 2011, IEEE Transactions on Circuits and Systems I: Regular Papers.

[17]  D. Schroder,et al.  Negative bias temperature instability: Road to cross in deep submicron silicon semiconductor manufacturing , 2003 .

[18]  Min Chen,et al.  Aging sensors for workload centric guardbanding in dynamic voltage scaling applications , 2013, 2013 IEEE International Reliability Physics Symposium (IRPS).

[19]  H. Reisinger,et al.  Analysis of NBTI Degradation- and Recovery-Behavior Based on Ultra Fast VT-Measurements , 2006, 2006 IEEE International Reliability Physics Symposium Proceedings.

[20]  S. Krishnan,et al.  A Model for NBTI in Nitrided Oxide MOSFETs Which Does Not Involve Hydrogen or Diffusion , 2011, IEEE Transactions on Device and Materials Reliability.

[21]  A.A. Abidi,et al.  A 9 b, 1.25 ps Resolution Coarse–Fine Time-to-Digital Converter in 90 nm CMOS that Amplifies a Time Residue , 2008, IEEE Journal of Solid-State Circuits.

[22]  Trevor Mudge,et al.  A self-tuning DVS processor using delay-error detection and correction , 2005, VLSIC 2005.

[23]  Kaushik Roy,et al.  A Novel Delay Fault Testing Methodology Using Low-Overhead Built-In Delay Sensor , 2006, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.

[24]  Eric Cheng,et al.  Self-repair of uncore components in robust system-on-chips: An OpenSPARC T2 case study , 2013, 2013 IEEE International Test Conference (ITC).

[25]  F. Catthoor,et al.  Impact of Random Soft Oxide Breakdown on SRAM Energy/Delay Drift , 2007, IEEE Transactions on Device and Materials Reliability.

[26]  David M. Bull,et al.  RazorII: In Situ Error Detection and Correction for PVT and SER Tolerance , 2009, IEEE Journal of Solid-State Circuits.

[27]  Robert C. Aitken,et al.  Analytical model for TDDB-based performance degradation in combinational logic , 2010, 2010 Design, Automation & Test in Europe Conference & Exhibition (DATE 2010).

[28]  R. Degraeve,et al.  Origin of NBTI variability in deeply scaled pFETs , 2010, 2010 IEEE International Reliability Physics Symposium.

[29]  B. Kaczer,et al.  Statistical Model for MOSFET Bias Temperature Instability Component Due to Charge Trapping , 2011, IEEE Transactions on Electron Devices.

[30]  Jianxin Fang,et al.  The Impact of BTI Variations on Timing in Digital Logic Circuits , 2013, IEEE Transactions on Device and Materials Reliability.

[31]  Sachin S. Sapatnekar,et al.  Adaptive Techniques for Overcoming Performance Degradation Due to Aging in CMOS Circuits , 2011, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.

[32]  Taizhi Liu,et al.  The die-to-die calibrated combined model of negative bias temperature instability and gate oxide breakdown from device to system , 2015, Microelectron. Reliab..

[33]  Kaushik Roy,et al.  Variation Resilient Low-Power Circuit Design Methodology using On-Chip Phase Locked Loop , 2007, 2007 44th ACM/IEEE Design Automation Conference.