A 7.1 mW 1 GS/s ADC With 48 dB SNDR at Nyquist Rate

A two-stage pipelined ADC employs a double-sampling residue amplifier, two interleaved precharged DACs, and a new calibration scheme to correct for residue gain error, offset, and nonlinearity. The coarse and fine stages are implemented as flash ADCs incorporating several techniques to reduce their power, complexity, and kickback noise. Realized in 65 nm CMOS technology and sampling at 1 GHz, the prototype achieves an SNDR of 48 dB at the Nyquist rate and exhibits an FOM of 25 fJ/conversion-step while drawing 7.1 mW from a 1 V supply.

[1]  Jan Craninckx,et al.  A 2.6 mW 6 bit 2.2 GS/s Fully Dynamic Pipeline ADC in 40 nm Digital CMOS , 2010, IEEE Journal of Solid-State Circuits.

[2]  Michael P. Flynn,et al.  A SAR-Assisted Two-Stage Pipeline ADC , 2011, IEEE Journal of Solid-State Circuits.

[3]  B. Razavi,et al.  An 8-bit 150-MHz CMOS A/D converter , 1999, IEEE Journal of Solid-State Circuits.

[4]  Behzad Razavi,et al.  A 10-b 1-GHz 33-mW CMOS ADC , 2013, IEEE Journal of Solid-State Circuits.

[5]  Asad A. Abidi,et al.  A 10b 160MS/s 84mW 1V Subranging ADC in 90nm CMOS , 2007, 2007 IEEE International Solid-State Circuits Conference. Digest of Technical Papers.

[6]  B. Razavi,et al.  A 10-Bit 500-MS/s 55-mW CMOS ADC , 2009, IEEE Journal of Solid-State Circuits.

[7]  Wenhua Yang,et al.  A 3-V 340-mW 14-b 75-Msample/s CMOS ADC with 85-dB SFDR at Nyquist input , 2001, IEEE J. Solid State Circuits.

[8]  Behzad Razavi,et al.  Low-Power CMOS Equalizer Design for 20-Gb/s Systems , 2011, IEEE Journal of Solid-State Circuits.

[9]  Yuan-Ching Lien,et al.  A 4.5-mW 8-b 750-MS/s 2-b/step asynchronous subranged SAR ADC in 28-nm CMOS technology , 2012, 2012 Symposium on VLSI Circuits (VLSIC).

[10]  Behzad Razavi,et al.  Design Considerations for Interleaved ADCs , 2013, IEEE Journal of Solid-State Circuits.

[11]  A. Dingwall,et al.  An 8-MHz CMOS subranging 8-bit A/D converter , 1985, IEEE Journal of Solid-State Circuits.

[12]  B. P. Brandt,et al.  A 75-mW, 10-b, 20-MSPS CMOS subranging ADC with 9.5 effective bits at Nyquist , 1999, IEEE J. Solid State Circuits.

[13]  Hyuk Sun,et al.  A 10-Bit 800-MHz 19-mW CMOS ADC , 2014, IEEE Journal of Solid-State Circuits.

[14]  Ho-Jin Park,et al.  An 8.6 ENOB 900MS/s time-interleaved 2b/cycle SAR ADC with a 1b/cycle reconfiguration for resolution enhancement , 2013, 2013 IEEE International Solid-State Circuits Conference Digest of Technical Papers.

[15]  Geert Van der Plas,et al.  A 150 MS/s 133$~\mu$W 7 bit ADC in 90 nm Digital CMOS , 2008, IEEE Journal of Solid-State Circuits.

[16]  Behzad Razavi,et al.  A 10-bit 1-GS/s CMOS ADC with FOM = 70 fJ/conversion , 2012, Proceedings of the IEEE 2012 Custom Integrated Circuits Conference.

[17]  I. Mehr,et al.  A 55-mW, 10-bit, 40-Msample/s Nyquist-rate CMOS ADC , 2000 .