Voltage References for the Ultra-Wide Temperature Range from 4.2K to 300K in 40-nm CMOS

This paper presents a family of voltage references in standard 40-nm CMOS that exploits the temperature dependence of dynamic-threshold MOS, NMOS and PMOS transistors in weak inversion to enable operation over the ultra-wide temperature range from 4.2 K to 300 K. The proposed references achieve a temperature drift below 436 ppm/K over a statistically significant number of samples after a single-point trim and a supply regulation better than 1.7 %/V from a a supply as low as 0.99 V. These results demonstrate, for the first time, the generation of PVT-independent voltages over an ultra-wide temperature range using sub-1-V nanometer CMOS circuits, thus enabling the use of the proposed references in harsh environments, such as in space and quantum-computing applications.

[1]  J. Fellrath,et al.  CMOS analog integrated circuits based on weak inversion operations , 1977 .

[2]  Edoardo Charbon,et al.  Deep-Cryogenic Voltage References in 40-nm CMOS , 2018, IEEE Solid-State Circuits Letters.

[3]  Edoardo Charbon,et al.  Characterization and Model Validation of Mismatch in Nanometer CMOS at Cryogenic Temperatures , 2018, 2018 48th European Solid-State Device Research Conference (ESSDERC).

[4]  Anne-Johan Annema,et al.  Low-power bandgap references featuring DTMOSTs , 1998 .

[5]  Gerard Sou,et al.  A low temperature 0.35μm CMOS technology BSIM3.3 model for space instrumentation: Application to a voltage reference design , 2017, 2017 IEEE International Workshop on Metrology for AeroSpace (MetroAeroSpace).

[6]  J. Cressler,et al.  Sub-1-K Operation of SiGe Transistors and Circuits , 2009, IEEE Electron Device Letters.

[7]  A. Vladimirescu,et al.  Cryo-CMOS for quantum computing , 2016, 2016 IEEE International Electron Devices Meeting (IEDM).

[8]  Wing-Hung Ki,et al.  CMOS Bandgap References With Self-Biased Symmetrically Matched Current–Voltage Mirror and Extension of Sub-1-V Design , 2010, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.

[9]  E. Charbon,et al.  Characterization and Compact Modeling of Nanometer CMOS Transistors at Deep-Cryogenic Temperatures , 2018, IEEE Journal of the Electron Devices Society.

[10]  Mario Motz,et al.  5.8 A digitally assisted single-point-calibration CMOS bandgap voltage reference with a 3σ inaccuracy of ±0.08% for fuel-gauge applications , 2015, 2015 IEEE International Solid-State Circuits Conference - (ISSCC) Digest of Technical Papers.

[11]  Edoardo Charbon,et al.  The Cryogenic Temperature Behavior of Bipolar, MOS, and DTMOS Transistors in Standard CMOS , 2018, IEEE Journal of the Electron Devices Society.

[12]  Kofi A. A. Makinwa,et al.  A single-trim CMOS bandgap reference with a 3σ inaccuracy of ±0.15% from -40°C to 125°C , 2010, ISSCC.