An efficient blind calibration method for nonlinearity mis-matches in M-channel TIADCs

As gain, offset, and timing mismatches, nonlinearity mismatches also contribute to spurious components which deteriorate TIADC’s performance. This paper proposes an efficient blind calibration method for nonlinearity mismatches in M-channel TIADCs. A modified model for nonlinearity mismatches is established by exploiting binary Hadamard transform (BHT) and differentiator. The calibration is composed of two stages— mismatches compensation and coefficients identification. The principle of mismatches compensation is to reconstruct estimations of the mismatchesinduced spurious components and subtract them from the original TIADC’s output. The coefficients identification is performed based on filtered-x least mean square (FxLMS) algorithm. By using improved model and calibration algorithm, the proposed method consumes less computational resource according to the complexity comparison. To tackle the 4-order nonlinearity mismatches in an 16-channel TIADC, the proposed method consumes 23% fewer multipliers than the previous work. Simulation results reveal that both effective resolution and dynamic range improve a lot after calibration.

[1]  Hui Xu,et al.  Joint Blind Calibration for Mixed Mismatches in Two-Channel Time-Interleaved ADCs , 2015, IEEE Transactions on Circuits and Systems I: Regular Papers.

[2]  Mohammad Yavari,et al.  Digital Blind Background Calibration of Imperfections in Time-Interleaved ADCs , 2017, IEEE Transactions on Circuits and Systems I: Regular Papers.

[3]  Yintang Yang,et al.  A background fast convergence algorithm for timing skew in time-interleaved ADCs , 2016, Microelectron. J..

[4]  Hui Xu,et al.  Adaptive Background Estimation for Static Nonlinearity Mismatches in Two-Channel TIADCs , 2015, IEEE Transactions on Circuits and Systems II: Express Briefs.

[5]  Kuojun Yang,et al.  Timing Skew Calibration Method for TIADC-Based 20 GSPS Digital Storage Oscilloscope , 2016, J. Circuits Syst. Comput..

[6]  Masanori Furuta,et al.  All-Digital Background Calibration Technique for Time-Interleaved ADC Using Pseudo Aliasing Signal , 2013, IEEE Transactions on Circuits and Systems I: Regular Papers.

[7]  GoangSeog Choi,et al.  A Fully Digital Background Calibration Technique for M-Channel Time-Interleaved ADCs , 2017, Circuits Syst. Signal Process..

[8]  Håkan Johansson,et al.  Bandwidth-efficient calibration method for nonlinear errors in M-channel time-interleaved ADCs , 2016 .

[9]  Nan Li,et al.  A Calibration Method for Nonlinear Mismatches in M-Channel Time-Interleaved Analog-to-Digital Converters Based on Hadamard Sequences , 2016 .

[10]  Hae-Seung Lee,et al.  A sampling clock skew correction technique for time-interleaved SAR ADCs , 2016, 2016 International Great Lakes Symposium on VLSI (GLSVLSI).

[11]  Anding Zhu,et al.  Adaptive semiblind background calibration of timing mismatches in a two-channel time-interleaved analog-to-digital converter , 2015 .

[12]  Francesco Centurelli,et al.  Blind and reference channel-based time interleaved ADC calibration schemes: a comparison , 2016, Astronomical Telescopes + Instrumentation.

[13]  W. Black,et al.  Time interleaved converter arrays , 1980, 1980 IEEE International Solid-State Circuits Conference. Digest of Technical Papers.

[14]  J. Jacob Wikner,et al.  Digital estimation and compensation method for nonlinearity mismatches in time-interleaved analog-to-digital converters , 2015, Digit. Signal Process..

[15]  Han Le Duc,et al.  Estimation techniques for timing mismatch in time-interleaved analog-to-digital converters: Limitations and solutions , 2016, 2016 IEEE International Conference on Electronics, Circuits and Systems (ICECS).

[16]  Alessandro Trifiletti,et al.  New Models for the Calibration of Four-Channel Time-Interleaved ADCs Using Filter Banks , 2018, IEEE Transactions on Circuits and Systems II: Express Briefs.

[17]  Zhihua Wang,et al.  A novel autocorrelation-based timing mismatch C alibration strategy in Time-Interleaved ADCs , 2016, 2016 IEEE International Symposium on Circuits and Systems (ISCAS).

[18]  Boris Murmann,et al.  Digital Compensation of Dynamic Acquisition Errors at the Front-End of High-Performance A/D Converters , 2009, IEEE Journal of Selected Topics in Signal Processing.

[19]  Fujiang Lin,et al.  All-digital background calibration technique for timing mismatch of time-interleaved ADCs , 2017, Integr..

[20]  Lin Fujiang,et al.  An efficient digital calibration technique for timing mismatch in time-interleaved ADCs , 2016 .