Silicon compilation of neural networks

The aim of PYGMALION, a neural network programming environment, is to fully integrate the silicon compiler with the programming environment. Neural networks written in PYGMALION's nC network specification language translate either to binary (for simulation) or silicon (for hardware). The silicon compilation project is described. It comprises three major parts: the PYGMALION programming environment, including nC; the so-called generic-neuron VLSI architecture at the heart of the silicon compiler; and the strategy for compiling from nC to silicon, focusing on the high-level synthesis.<<ETX>>

[1]  Pc Treleaven,et al.  A NEUROCOMPUTER EXPLOITING SILICON COMPILATION , 1989 .

[2]  John P. Gray.  Introduction to Silicon Compilation , 1979, 16th Design Automation Conference.

[3]  G. De Micheli,et al.  The Olympus Synthesis System for Digital Design , 1990 .

[4]  M. Vellasco,et al.  VLSI architectures for neural networks , 1989, IEEE Micro.

[5]  Pierre G. Paulin,et al.  Force-directed scheduling for the behavioral synthesis of ASICs , 1989, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..

[6]  Alice C. Parker,et al.  The high-level synthesis of digital systems , 1990, Proc. IEEE.

[7]  P. Treleaven,et al.  THE PYGMALION NEURAL NETWORK PROGRAMMING ENVIRONMENT , 1990 .

[8]  Alice C. Parker,et al.  Sehwa: a software package for synthesis of pipelines from behavioral specifications , 1988, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..

[9]  J. Ouali,et al.  Fast Generation of Neuro-ASICs , 1990 .

[10]  Robert W. Brodersen,et al.  Computer Generation of Digital Filter Banks , 1986, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.

[11]  Srinivas Devadas,et al.  Algorithms for hardware allocation in data path synthesis , 1989, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..

[12]  Giovanni De Micheli,et al.  HERCULES-a system for high-level synthesis , 1988, 25th ACM/IEEE, Design Automation Conference.Proceedings 1988..