Forwarded clock based receiver characterization methodology for statistical full link analysis tools

A methodology that can directly calibrate a forward clocked receiverpsilas parameters for a statistical electrical link analysis tool, is presented. The methodology overcomes limitations of jitter tolerance testing and aids in focused receiver debugging.

[1]  Martin L. Schmatz,et al.  Jitter measurements of high-speed serial links , 2004, IEEE Design & Test of Computers.

[2]  Dan Oh,et al.  Prediction of System Performance Based on Component Jitter and Noise Budgets , 2007, 2007 IEEE Electrical Performance of Electronic Packaging.

[3]  Dan Oh,et al.  Jitter Amplification Considerations for PCB Clock Channel Design , 2007, 2007 IEEE Electrical Performance of Electronic Packaging.

[4]  Jinhua Chen,et al.  New methods for receiver internal jitter measurement , 2007, 2007 IEEE International Test Conference.

[5]  Jaemin Shin,et al.  On-Package Continuous-Time Linear Equalizer using Embedded Passive Components , 2007, 2007 IEEE Electrical Performance of Electronic Packaging.