On general zero-skew clock net construction

We propose a simulated annealing based zero-skew clock net construction algorithm that works in any routing spaces, from Manhattan to Euclidean, with the added flexibility of optimizing either the wire length or the propagation delay. We first devise an O(log n) tree grafting perturbation function to construct a zero-skew clock tree under the Elmore delay model. This tree grafting scheme is able to explore the entire solution space asymptotically. A Gauss-Seidel iteration procedure is then applied to optimize the Steiner point positions. Experimental results have shown that our algorithm can achieve substantial delay reduction and encouraging wire length minimization compared to previous works. >

[1]  Warren D. Smith How to find Steiner minimal trees in euclideand-space , 1992, Algorithmica.

[2]  R. Tsay Exact zero skew , 1991, ICCAD 1991.

[3]  Scott Kirkpatrick,et al.  Optimization by Simmulated Annealing , 1983, Sci..

[4]  Masato Edahiro,et al.  A Clustering-Based Optimization Algorithm in Zero-Skew Routings , 1993, 30th ACM/IEEE Design Automation Conference.

[5]  Arvind Srinivasan,et al.  Clock routing for high-performance ICs , 1991, DAC '90.

[6]  Marwan A. Jabri,et al.  A zero-skew clock routing scheme for VLSI circuits , 1992, 1992 IEEE/ACM International Conference on Computer-Aided Design.

[7]  Jason Cong,et al.  High-performance clock routing based on recursive geometric matching , 1991, 28th ACM/IEEE Design Automation Conference.

[8]  Andrew B. Kahng,et al.  Zero-skew clock routing trees with minimum wirelength , 1992, [1992] Proceedings. Fifth Annual IEEE International ASIC Conference and Exhibit.

[9]  M. Edahiro,et al.  Minimum skew and minimum path length routing in VLSI layout design , 1991 .

[10]  Chak-Kuen Wong,et al.  On Some Distance Problems in Fixed Orientations , 1987, SIAM J. Comput..

[11]  W.W.-M. Dai Engineering software-multichip routing and placement , 1992 .

[12]  C. D. Gelatt,et al.  Optimization by Simulated Annealing , 1983, Science.

[13]  Chung-Kuan Cheng,et al.  Wire Length And Delay Minimization In General Clock Net Routing , 1993, Proceedings of 1993 International Conference on Computer Aided Design (ICCAD).

[14]  H. B. Bakoglu,et al.  Circuits, interconnections, and packaging for VLSI , 1990 .

[15]  Jan-Ming Ho,et al.  Zero skew clock routing with minimum wirelength , 1992 .

[16]  Jan-Ming Ho,et al.  Zero skew clock net routing , 1992, [1992] Proceedings 29th ACM/IEEE Design Automation Conference.