论文信息 - Comparison of contemporary CMOS ring oscillators

Comparison of contemporary CMOS ring oscillators

This work presents measured data and analysis, accurately comparing three, four-stage ring oscillators. The delay cell topologies considered here include the linear source coupled, and two saturating types. Each oscillator is fabricated concurrently in a 1.8 V, 0.18 /spl mu/m CMOS process and is characterized for phase noise, power consumption and tuning range.

S. Kiaei | S. Kiaei | D.A. Badillo | D. Badillo

[1] Keng L. Wong,et al. A PLL clock generator with 5 to 110 MHz of lock range for microprocessors , 1992 .

[2] Ali Hajimiri,et al. A general theory of phase noise in electrical oscillators , 1998 .

[3] Sayfe Kiaei,et al. A low phase noise 2.0 V 900 MHz CMOS voltage controlled ring oscillator , 2004, 2004 IEEE International Symposium on Circuits and Systems (IEEE Cat. No.04CH37512).

[4] Howard C. Luong,et al. A 900-MHz CMOS low-phase-noise voltage-controlled ring oscillator , 2001 .

[5] Beomsup Kim,et al. A low-noise, 900-MHz VCO in 0.6-/spl mu/m CMOS , 1999 .