论文信息 - An accurate on-wafer deembedding technique with application to HBT devices characterization

An accurate on-wafer deembedding technique with application to HBT devices characterization

An accurate deembedding technique for on-wafer measurements of an active device's S-parameter is presented in this paper. This deembedding technique accounts in a systematic way for effect of all parasitic elements surrounding the device. These parasitic elements are modeled as a four-port network. Closed-form equations are derived for deembedding purposes of this four-port network. The proposed deembedding technique was used to extract small-signal model parameters of a 2/spl times/25 /spl mu/m emitter GaInP/GaAs heterojunction bipolar transistor device, and excellent agreement between measured and model-simulated S-parameter was obtained up to 30 GHz.

Fadhel M. Ghannouchi | Ammar B. Kouki | S. Bousnina | C. Falt | P. Mandeville

[1] P. J. Tasker,et al. A physical, yet simple, small-signal equivalent circuit for the heterojunction bipolar transistor , 1997 .

[2] Anand Gopinath,et al. Parameter extraction technique for HBT equivalent circuit using cutoff mode measurement , 1992 .

[3] J.A.M. Geelen,et al. An improved de-embedding technique for on-wafer high-frequency characterization , 1991, Proceedings of the 1991 Bipolar Circuits and Technology Meeting.