Erase Source Bias on Flash EPROM Device Reliability
暂无分享,去创建一个
[1] T. Ma,et al. Determination of trapped oxide charge in flash EPROMs and MOSFETs with thin oxides , 1992, IEEE Electron Device Letters.
[2] W. Chen,et al. Lateral profiling of oxide charge and interface traps near MOSFET junctions , 1993 .
[3] G. Atwood,et al. Erratic Erase In ETOX/sup TM/ Flash Memory Array , 1993, Symposium 1993 on VLSI Technology.
[4] Chenming Hu,et al. Suppressing Flash EEPROM Erase Leakage With Negative Gate Bias And LDD Erase Junction , 1993, Symposium 1993 on VLSI Technology.
[5] Fred W. Schmidlin,et al. Enhanced Tunneling through Dielectric Films due to Ionic Defects , 1966 .
[6] Kuniyoshi Yoshikawa,et al. Lucky-hole injection induced by band-to-band tunneling leakage in stacked gate transistors , 1990, International Technical Digest on Electron Devices.
[7] C. Hu,et al. Stress-induced current in thin silicon dioxide films , 1992, 1992 International Technical Digest on Electron Devices Meeting.
[8] M. Lenzlinger,et al. Fowler‐Nordheim Tunneling into Thermally Grown SiO2 , 1969 .
[9] Y. Tada,et al. Band-to-Band Tunneling Current as a Probe for the Hot-Carrier Effects , 1990 .
[10] G. Verma,et al. Reliability performance of ETOX based flash memories , 1988 .
[11] Chi Chang,et al. Corner-field induced drain leakage in thin oxide MOSFETs , 1987, 1987 International Electron Devices Meeting.
[12] A. Brand,et al. Novel read disturb failure mechanism induced by FLASH cycling , 1993, 31st Annual Proceedings Reliability Physics 1993.