New Leakage Reduction Techniques for FinFET Technology with Its Application
暂无分享,去创建一个
[1] C. H. Lim,et al. Design of VLSI CMOS circuits under thermal constraint , 2002 .
[2] Di Wu,et al. Ultra-low power dissipation of improved complementary pass-transistor adiabatic logic circuits based on FinFETs , 2014, Science China Information Sciences.
[3] Kavita Khare,et al. Lector with Footed-Diode Inverter: A Technique for Leakage Reduction in Domino Circuits , 2013, Circuits Syst. Signal Process..
[4] Kaushik Roy,et al. Gate leakage reduction for scaled devices using transistor stacking , 2003, IEEE Trans. Very Large Scale Integr. Syst..
[5] Vivek De,et al. A new technique for standby leakage reduction in high-performance circuits , 1998, 1998 Symposium on VLSI Circuits. Digest of Technical Papers (Cat. No.98CH36215).
[6] Niraj K. Jha,et al. Low-power FinFET circuit synthesis using surface orientation optimization , 2010, 2010 Design, Automation & Test in Europe Conference & Exhibition (DATE 2010).
[7] Yan Han,et al. A 65-nm low-power high-linearity ΣΔ ADC for audio applications , 2013, Science China Information Sciences.
[8] Kaushik Roy,et al. Gated-Vdd: a circuit technique to reduce leakage in deep-submicron cache memories , 2000, ISLPED '00.
[9] C. Y. Chen,et al. A novel leakage power reduction technique for CMOS circuit design , 2010, 2010 International SoC Design Conference.
[10] Volkan Kursun,et al. FinFET domino logic with independent gate keepers , 2009, Microelectron. J..
[11] James Tschanz,et al. Total power optimization by simultaneous dual-Vt allocation and device sizing in high performance microprocessors , 2002, DAC '02.
[12] Anish Muttreja,et al. FinFET Circuit Design , 2011 .
[13] N. Ranganathan,et al. LECTOR: a technique for leakage reduction in CMOS circuits , 2004, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.
[14] Kaushik Roy,et al. High-performance low-power CMOS circuits using multiple channel length and multiple oxide thickness , 2000, Proceedings 2000 International Conference on Computer Design.
[15] A.P. Chandrakasan,et al. Dual-threshold voltage techniques for low-power digital circuits , 2000, IEEE Journal of Solid-State Circuits.
[16] Anish Muttreja,et al. CMOS logic design with independent-gate FinFETs , 2007, 2007 25th International Conference on Computer Design.
[17] R. A. Mishra,et al. Leakage power and delay analysis of LECTOR based CMOS circuits , 2011, 2011 2nd International Conference on Computer and Communication Technology (ICCCT-2011).
[18] Mark C. Johnson,et al. Design and optimization of dual-threshold circuits for low-voltage low-power applications , 1999, IEEE Trans. Very Large Scale Integr. Syst..
[19] Shekhar Y. Borkar,et al. Design challenges of technology scaling , 1999, IEEE Micro.