A Memristor SPICE Implementation and a New Approach for Magnetic Flux-Controlled Memristor Modeling

This paper introduces a behavior model of a memristive soild-state device for simulation with a simulation program for integrated circuits emphasis (SPICE) compatible circuit simulator. After showing the underlying functional mechanics and model equations of a memristor the SPICE equivalent circuit based on a charge controlled memristor is presented and discussed. Hereafter, a magnetic flux controlled memristor model is introduced including technical description and SPICE implementation. It is shown that the presented SPICE models meet the requirements for simulations of multi memristor circuits.

[1]  L. Chua.  Memristor-The missing circuit element , 1971 .

[2]  Yoshihisa Nakamura,et al.  Design, simulation, and realization of solid state memory element using the weakly coupled GMR effect , 1996 .

[3]  Guy C. Wicker.  Nonvolatile high-density high-performance phase-change memory , 1999, Smart Materials, Nano-, and Micro- Smart Systems.

[4]  R. Stanley Williams,et al.  Molecule-Independent Electrical Switching in Pt/Organic Monolayer/Ti Devices , 2004 .

[5]  M. Fujimoto,et al.  TiO2 anatase nanolayer on TiN thin film exhibiting high-speed bipolar resistive switching , 2006 .

[6]  C.D. Wright,et al.  Parameterized SPICE model for a phase-change RAM device , 2006, IEEE Transactions on Electron Devices.

[7]  M. Aoki,et al.  New Model Proposed for Switching Mechanism of ReRAM , 2006, 2006 21st IEEE Non-Volatile Semiconductor Memory Workshop.

[8]  K.K. Likharev,et al.  A Defect-Tolerant Architecture for Nanoelectronic Resistive Memories , 2006, 2006 7th Annual Non-Volatile Memory Technology Symposium.

[9]  P.J. Kuekes,et al.  Nano state Machines using hysteretic resistors and diode crossbars , 2006, IEEE Transactions on Nanotechnology.

[10]  C. Muller,et al.  Improvement of resistance switching characteristics in NiO films obtained from controlled Ni oxidation , 2007, 2007 Non-Volatile Memory Technology Symposium.

[11]  K. Tsunoda,et al.  Low Power and High Speed Switching of Ti-doped NiO ReRAM under the Unipolar Voltage Source of less than 3 V , 2007, 2007 IEEE International Electron Devices Meeting.

[12]  Yi-Bo Liao,et al.  An Analytical Compact PCM Model Accounting for Partial Crystallization , 2007, 2007 IEEE Conference on Electron Devices and Solid-State Circuits.

[13]  D.R. Stewart,et al.  Demultiplexers for Nanoelectronics Constructed From Nonlinear Tunneling Resistors , 2007, IEEE Transactions on Nanotechnology.

[14]  D. Schmitt-Landsiedel,et al.  The conductive bridging random access memory (CBRAM): A non-volatile multi-level memory technology , 2007, ESSDERC 2007 - 37th European Solid State Device Research Conference.

[15]  Wei Lu,et al.  Si/a-Si core/shell nanowires as nonvolatile crossbar switches. , 2008, Nano letters.

[16]  D. Stewart,et al.  The missing memristor found , 2008, Nature.

[17]  R. Williams,et al.  How We Found The Missing Memristor , 2008, IEEE Spectrum.

[18]  Seong-Geon Park,et al.  First-principles study of resistance switching in rutile TiO2 with oxygen vacancy , 2008, 2008 9th Annual Non-Volatile Memory Technology Symposium (NVMTS).

[19]  Qi Liu,et al.  Nonpolar Nonvolatile Resistive Switching in Cu Doped $\hbox{ZrO}_{2}$ , 2008, IEEE Electron Device Letters.

[20]  D. Stewart,et al.  The missing memristor found , 2009, Nature.

[21]  Hung-Chih Chang,et al.  Improved SPICE macromodel of phase change random access memory , 2009, 2009 International Symposium on VLSI Design, Automation and Test.

[22]  S. Benderli,et al.  On SPICE macromodelling of TiO 2 memristors , 2009 .