Tolerance to transient faults in microprogrammed control units

The detection of and recovery from transient faults that cause errors in microprogrammed control units are addressed. Error detection is based upon a particular form of signature analysis, namely the run-time computation of a value (the signature) that depends strictly on the microprogram path (the sequence) under execution. The microprogram is statistically segmented (sequences are defined in a fixed way, at design time), and an anticipated signature is associated with each sequence. At run time, at the start of each sequence the computation of the signature is restarted, whereas at the end the computed signature is compared with the anticipated signature of the sequence. If the check is passed, the status of the control unit is saved in suitable registers, and the previously saved status is discarded. If the check fails, the last-saved status is restored (rolled back) and microprogram execution restarts from this last-saved point. >

[1]  Larry L. Kinney,et al.  Concurrent Fault Detection in Microprogrammed Control Units , 1985, IEEE Transactions on Computers.

[2]  Algirdas Avizienis,et al.  Fault-Tolerant Design for VLSI: Effect of Interconnect Requirements on Yield Improvement of VLSI Designs , 1982, IEEE Transactions on Computers.

[3]  D.D. Tang,et al.  Soft error rates in static bipolar RAMs , 1983, 1983 International Electron Devices Meeting.

[4]  J. B. Blake,et al.  Single Event Upset Vulnerability of Selected 4K and 16K CMOS Static RAM's , 1982, IEEE Transactions on Nuclear Science.

[5]  James E. Smith,et al.  Measures of the Effectiveness of Fault Signature Analysis , 1980, IEEE Transactions on Computers.

[6]  Theo J. Powell,et al.  An Architecture for Testable VLSI Processors , 1982, ITC.

[7]  Brian Randell,et al.  Reliability Issues in Computing System Design , 1978, CSUR.

[8]  Luca Breveglieri,et al.  Designing and testing of a microprogrammed fault-tolerant cpu , 1987 .

[9]  A. Antola,et al.  Concurrent Programming Robustness , 1984 .

[10]  R. Koga,et al.  Single Event Error Immune CMOS RAM , 1982, IEEE Transactions on Nuclear Science.

[11]  Satish M. Thatte,et al.  Concurrent Checking of Program Flow in VLSI Processors , 1982, ITC.

[12]  Theo J. Powell,et al.  Analysis and Simulation of Parallel Signature Analyzers , 1987, ITC.

[13]  Michele Favalli,et al.  An analytical model for the aliasing probability in signature analysis testing , 1989, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..

[14]  Maurice V. Wilkes,et al.  The best way to design an automatic calculating machine , 1981 .

[15]  Jordi Duran,et al.  Application of signature analysis to the concurrent test of microprogrammed control units , 1987 .

[16]  Kamran Eshraghian,et al.  Principles of CMOS VLSI Design: A Systems Perspective , 1985 .