Process-insensitive low-power design of switched-capacitor integrators

A generalized analytical technique is developed to design power optimized switched-capacitor integrators taking process variations into account. It is shown that the performance of a robustly designed power optimum switched-capacitor integrator is a monotonic function of the slew rate and the transconductance of the amplifier. The framework provides an analytical solution for fabrication foundry independent analog design and therefore eliminates the need for Monte Carlo simulations to estimate the effect of the worst-case performance variations. With this analytical approach, it is possible to migrate the design to technologies with smaller feature sizes while obtaining monotonic improvement in the performance. The validity of the proposed analytical model for the design of robust switched-capacitor integrators is demonstrated through transistor-level SPICE simulations using BSIM3v3 models.

[1]  C. Turchetti,et al.  A macromodel for integrated all-MOS operational amplifiers , 1983, IEEE Journal of Solid-State Circuits.

[2]  Gene F. Franklin,et al.  Feedback Control of Dynamic Systems , 1986 .

[3]  G. Geelen,et al.  A fast-settling CMOS op amp for SC circuits with 90-dB DC gain , 1990 .

[4]  E. Sanchez-Sinencio,et al.  A multistage amplifier topology with nested Gm-C compensation for low-voltage application , 1997, 1997 IEEE International Solids-State Circuits Conference. Digest of Technical Papers.

[5]  Willy Sansen,et al.  Transient analysis of charge-transfer in SC filters-gain error and distortion , 1987 .

[6]  D. J. Allstot,et al.  A multistage amplifier technique with embedded frequency compensation , 1999, IEEE J. Solid State Circuits.

[7]  Paul R. Gray,et al.  An 8b 85MS/s Parallel Pipeline A/D Converter in 1μm CMOS (Special Section on the 1992 VLSI Circuits Symposium) , 1993 .

[8]  Gabor C. Temes,et al.  Circuit techniques for reducing the effects of op-amp imperfections: autozeroing, correlated double sampling, and chopper stabilization , 1996, Proc. IEEE.

[9]  T. R. Viswanathan,et al.  Switched-capacitor circuits with reduced sensitivity to amplifier gain , 1987 .

[10]  Ravindranath Naiknaware,et al.  Power optimization of /spl Delta//spl Sigma/ analog-to-digital converters based on slewing and partial settling considerations , 1998, ISCAS '98. Proceedings of the 1998 IEEE International Symposium on Circuits and Systems (Cat. No.98CH36187).

[11]  Johan H. Huijsing,et al.  A 100-MHz 100-dB operational amplifier with multipath nested Miller compensation structure , 1992 .

[12]  José Luis Huertas,et al.  Modeling opamp-induced harmonic distortion for switched-capacitor /spl Sigma//spl Delta/ modulator design , 1994, Proceedings of IEEE International Symposium on Circuits and Systems - ISCAS '94.

[13]  Michel Steyaert,et al.  Threshold voltage mismatch in short-channel MOS transistors , 1994 .

[14]  David J. Allstot,et al.  Considerations for fast settling operational amplifiers , 1990 .

[15]  Ramesh Harjani,et al.  Optimal design of op amps for oversampled converters , 1996, Proceedings of Custom Integrated Circuits Conference.

[16]  Ramesh Harjani,et al.  Optimal Design of Opamps for Oversampled Converters , 1996 .

[17]  Robert G. Meyer,et al.  Analysis and Design of Analog Integrated Circuits , 1993 .

[18]  Bruno O. Shubert,et al.  Random variables and stochastic processes , 1979 .

[19]  Thomas H. Lee,et al.  The Design of CMOS Radio-Frequency Integrated Circuits: RF CIRCUITS THROUGH THE AGES , 2003 .

[20]  Johan H. Huijsing,et al.  A 1-GHz bipolar class-AB operational amplifier with multipath nested Miller compensation for 76-dB gain , 1997 .

[21]  M.J.M. Pelgrom,et al.  Matching properties of MOS transistors , 1989 .

[22]  K. R. Lakshmikumar,et al.  Characterisation and modeling of mismatch in MOS transistors for precision analog design , 1986 .

[23]  C.T. Chuang.  Analysis of the settling behavior of an operational amplifier , 1982, IEEE Journal of Solid-State Circuits.

[24]  J. Proudfoot,et al.  Noise , 1931, The Indian medical gazette.

[25]  Bruce A. Wooley,et al.  A third-order sigma-delta modulator with extended dynamic range , 1994 .

[26]  B.K. Ahuja,et al.  An improved frequency compensation technique for CMOS operational amplifiers , 1983, IEEE Journal of Solid-State Circuits.