Voltage-limitation-free analytical single-electron transistor model incorporating the effects of spin-degenerate discrete energy states

A physically based analytical single-electron transistor (SET) model is proposed. This model virtually shows no voltage limitation in the scope of the orthodox theory, which makes it particularly suitable for hybrid simulation where the SET is biased by a current source. The model is verified against Monte Carlo simulation with excellent agreement and compared to existing models. It is found that our model is valid and accurate whatever the drain voltage and faster than reported models on the whole. A way to integrate into the model the effects of spin-degenerate quantum energy level discreteness, in the case of a silicon-based SET, is also introduced and observed quantum mechanical effects, such as negative differential conductance, are discussed. (C) 2008 American Institute of Physics.

[1]  Mark A. Ratner,et al.  Molecular electronics , 2005 .

[2]  Michel Devoret,et al.  Single Charge Tunneling , 1992 .

[3]  A. Cleland,et al.  Nanometre-scale displacement sensing using a single electron transistor , 2003, Nature.

[4]  Kazuo Nakazato,et al.  Hybrid Circuit Simulator Including a Model for Single Electron Tunneling Devices , 1999 .

[5]  Konstantin K. Likharev,et al.  Single-electron devices and their applications , 1999, Proc. IEEE.

[6]  Dmitri V. Averin,et al.  Macroscopic Quantum Tunneling of Charge and Co-Tunneling , 1992 .

[7]  Hiroshi Inokawa,et al.  Binary adders of multigate single-electron transistors: specific design using pass-transistor logic , 2002 .

[8]  Alexander N. Korotkov,et al.  Correlated single-electron tunneling via mesoscopic metal particles: Effects of the energy quantization , 1990 .

[9]  Edgar Bonet,et al.  Solving rate equations for electron tunneling via discrete quantum states , 2001 .

[10]  N. Stone,et al.  Logic circuit elements using single-electron tunnelling transistors , 1999 .

[11]  B. Pruvost,et al.  3-D Design and Analysis of Functional NEMS-gate MOSFETs and SETs , 2007, IEEE Transactions on Nanotechnology.

[12]  Yasuo Takahashi,et al.  Si complementary single-electron inverter with voltage gain , 2000 .

[13]  P. Hadley,et al.  Simulating Hybrid Circuits of Single-Electron Transistors and Field-Effect Transistors , 2003 .

[14]  K. Matsuzawa,et al.  Analytical Single-Electron Transistor(SET)Model for Design and Analysis of Realistic SET Circuits , 2000 .

[15]  H. Inokawa,et al.  A compact analytical model for asymmetric single-electron tunneling transistors , 2003 .

[16]  Yasuo Takahashi,et al.  Multigate single-electron transistors and their application to an exclusive-OR gate , 2000 .

[17]  T. Hiramoto,et al.  Compact analytical model for room-temperature-operating silicon single-electron transistors with discrete quantum energy levels , 2006, IEEE Transactions on Nanotechnology.

[18]  B. Camarota,et al.  Approaching the Quantum Limit of a Nanomechanical Resonator , 2004, Science.

[19]  T. Hiramoto,et al.  Room-temperature demonstration of low-voltage and tunable static memory based on negative differential conductance in silicon single-electron transistors , 2004 .

[20]  T. Hiramoto,et al.  Observation of current staircase due to large quantum level spacing in a silicon single-electron transistor with low parasitic series resistance , 2002 .

[21]  Mads Brandbyge,et al.  Current-voltage relation for thin tunnel barriers: Parabolic barrier model , 2004 .

[22]  S. Mahapatra,et al.  Analytical modeling of single electron transistor for hybrid CMOS-SET analog IC design , 2004, IEEE Transactions on Electron Devices.