Extended Petri nets based hierarchical test generation

The work presented has two major aspects which are the modelling of the circuit in a manner suitable for hierarchical implementation, and the introduction of graph theory in the analysis process to point out symmetries and testability related information, which have the effect of minimising time requirements and avoiding unnecessary processing. >