CMOS logic design with independent-gate FinFETs

Fin-type field-effect transistors (FinFETs) are promising substitutes for bulk CMOS in nano-scale circuits. In this paper, it is observed that in spite of improved device characteristics, high active leakage may remain a problem for FinFET logic circuits. Leakage is found to contribute 31.3% of total power consumption in power-optimized FinFET logic circuits. Various FinFET logic design styles, based on independent control of FinFET gates, are studied. A new low-leakage logic style is presented. Leakage (total) power savings of 64.7% (14.5%) under tight delay constraints and 91.2% (37.2%) under relaxed delay constraints, through the judicious use of FinFET logic styles, are demonstrated.

[1]  Paul Beckett.  Low-power circuits using dynamic threshold devices , 2005, GLSVLSI '05.

[2]  K. Keutzer,et al.  Linear programming for sizing, V/sub th/ and V/sub dd/ assignment , 2005, ISLPED '05. Proceedings of the 2005 International Symposium on Low Power Electronics and Design, 2005..

[3]  Tsu-Jae King,et al.  FinFETs for nanoscale CMOS digital integrated circuits , 2005, ICCAD-2005. IEEE/ACM International Conference on Computer-Aided Design, 2005..

[4]  E.J. Nowak,et al.  Turning silicon on its edge [double gate CMOS/FinFET technology] , 2004, IEEE Circuits and Devices Magazine.

[5]  Kurt Keutzer,et al.  Getting to the bottom of deep submicron , 1998, ICCAD '98.

[6]  C. Tretz,et al.  Novel high-density low-power logic circuit techniques using DG devices , 2005, IEEE Transactions on Electron Devices.

[7]  Soha Hassoun,et al.  Gate sizing: finFETs vs 32nm bulk MOSFETs , 2006, 2006 43rd ACM/IEEE Design Automation Conference.

[8]  Yu Cao,et al.  Predictive Technology Model for Nano-CMOS Design Exploration , 2006, Nano-Net.

[9]  K. Roy,et al.  Double gate dynamic threshold voltage (DGDT) SOI MOSFETs for low power high performance designs , 1997, 1997 IEEE International SOI Conference Proceedings.

[10]  Yuan Taur,et al.  Device scaling limits of Si MOSFETs and their application dependencies , 2001, Proc. IEEE.

[11]  J. Kedzierski,et al.  A Fin-type independent-double-gate NFET , 2003, 61st Device Research Conference. Conference Digest (Cat. No.03TH8663).

[12]  K. Roy,et al.  High performance and low power domino logic using independent gate control in double-gate SOI MOSFETs , 2004, 2004 IEEE International SOI Conference (IEEE Cat. No.04CH37573).

[13]  Yu Cao,et al.  New generation of predictive technology model for sub-45nm design exploration , 2006, 7th International Symposium on Quality Electronic Design (ISQED'06).

[14]  James Kao,et al.  Subthreshold leakage modeling and reduction techniques , 2002, ICCAD 2002.

[15]  Dimitri A. Antoniadis,et al.  Back-gated CMOS on SOIAS for dynamic threshold voltage control , 1997 .

[16]  David G. Chinnery,et al.  Linear programming for sizing, Vth and Vdd assignment , 2005, ISLPED '05.

[17]  David G. Chinnery,et al.  Minimization of dynamic and static power through joint assignment of threshold voltages and sizing optimization , 2003, ISLPED '03.

[18]  A. Vandooren,et al.  CMOS Vertical Multiple Independent Gate Field Effect Transistor (MIGFET) , 2004, 2004 IEEE International SOI Conference (IEEE Cat. No.04CH37573).

[19]  Rajiv V. Joshi,et al.  A High-Performance, Low Leakage, and Stable SRAM Row-Based Back-Gate Biasing Scheme in FinFET Technology , 2007, 20th International Conference on VLSI Design held jointly with 6th International Conference on Embedded Systems (VLSID'07).

[20]  K. Roy,et al.  Independent gate skewed logic in double-gate SOI technology , 2005, 2005 IEEE International SOI Conference Proceedings.

[21]  Paul Beckett.  A fine-grained reconfigurable logic array based on double gate transistors , 2002, 2002 IEEE International Conference on Field-Programmable Technology, 2002. (FPT). Proceedings..

[22]  L. Mathew,et al.  Physical insights regarding design and performance of independent-gate FinFETs , 2005, IEEE Transactions on Electron Devices.

[23]  J. Murthy,et al.  Leakage Power Dependent Temperature Estimation to Predict Thermal Runaway in FinFET Circuits , 2006, 2006 IEEE/ACM International Conference on Computer Aided Design.