Pre-Emphasis Pulse Design for Random-Access Memory

This paper describes how one can reduce the memory access time with pre-emphasis (PE) pulses even in non-volatile random-access memory. Optimum PE pulse widths and resultant minimum word-line (WL) delay times are investigated as a function of column address. The impact of the process variation in the time constant of WL, the cell current, and the resistance of deciding path on optimum PE pulses are discussed. Optimum PE pulse widths and resultant minimum WL delay times are modeled with fitting curves as a function of column address of the accessed memory cell, which provides designers with the ability to set the optimum timing for WL and BL (bit-line) operations, reducing average memory access time.

[1]  Toru Tanzawa,et al.  Design of Pre-Emphasis Pulses for Large Memory Arrays with Minimal Word-Line Delay Time , 2019, 2019 IEEE International Symposium on Circuits and Systems (ISCAS).

[2]  N. Righos,et al.  A stackable cross point Phase Change Memory , 2009, 2009 IEEE International Electron Devices Meeting (IEDM).

[3]  Robert Strenz,et al.  Review and Outlook on Embedded NVM Technologies – From Evolution to Revolution , 2020, 2020 IEEE International Memory Workshop (IMW).

[4]  Wook-Ghee Hahn,et al.  A 128 Gb 3b/cell V-NAND Flash Memory With 1 Gb/s I/O Rate , 2016, IEEE Journal of Solid-State Circuits.

[5]  Shimeng Yu,et al.  Design guidelines for 3D RRAM cross-point architecture , 2014, 2014 IEEE International Symposium on Circuits and Systems (ISCAS).

[6]  Gyu-Hyeong Cho,et al.  11.7 A load-aware pre-emphasis column driver with 27% settling-time reduction in ±18% panel-load RC delay variation for 240Hz UHD flat-panel displays , 2016, 2016 IEEE International Solid-State Circuits Conference (ISSCC).

[7]  Tatsunori Kanai,et al.  A perspective on NVRAM technology for future computing system , 2019, 2019 International Symposium on VLSI Design, Automation and Test (VLSI-DAT).

[8]  Toru Tanzawa,et al.  A Circuit Analysis of Pre-Emphasis Pulses for RC Delay Lines , 2020 .

[9]  Yukio Hayakawa,et al.  An 8 Mb Multi-Layered Cross-Point ReRAM Macro With 443 MB/s Write Throughput , 2012, IEEE Journal of Solid-State Circuits.

[10]  Toru Tanzawa,et al.  A Pre-Emphasis Pulse Generator Insensitive to Process Variation for Driving Large Memory and Panel Display Arrays with Minimal Delay Time , 2019, 2019 IEEE Asia Pacific Conference on Circuits and Systems (APCCAS).

[11]  Jiantao Zhou,et al.  Crossbar RRAM Arrays: Selector Device Requirements During Write Operation , 2014, IEEE Transactions on Electron Devices.