Power specification, simulation and verification of SystemC designs

SystemC language is widely used for hardware modules and whole systems on chip development. Hardware development for low power applications requires power management techniques like power gating, clock gating and memory power control. SystemC does not support power related features that is a gap between power intentions at architecture level and power specification implemented in RTL. We suggest SCPower extension that allows to inject power specification into SystemC designs and automatically generate UPF file. The SCPower extension provides power aware SystemC simulation that is equivalent to RTL simulation with power specification in UPF.

[1]  Dominik Macko,et al.  Power-Management Specification in SystemC , 2015, 2015 IEEE 18th International Symposium on Design and Diagnostics of Electronic Circuits & Systems.

[2]  Narayanan Vijaykrishnan,et al.  A power estimation methodology for systemC transaction level models , 2005, 2005 Third IEEE/ACM/IFIP International Conference on Hardware/Software Codesign and System Synthesis (CODES+ISSS'05).

[3]  Anand Raghunathan,et al.  Automatic Power Modeling of Infrastructure IP for System-on-Chip Power Analysis , 2007, 20th International Conference on VLSI Design held jointly with 6th International Conference on Embedded Systems (VLSID'07).

[4]  Dominik Macko,et al.  Managing digital-system power at the system level , 2013, 2013 Africon.

[5]  Pascal Vivet,et al.  Power Modeling in SystemC at Transaction Level, Application to a DVFS Architecture , 2008, 2008 IEEE Computer Society Annual Symposium on VLSI.

[6]  Florence Maraninchi,et al.  System-level modeling of energy in TLM for early validation of power and thermal management , 2013, 2013 Design, Automation & Test in Europe Conference & Exhibition (DATE).

[7]  Pallab Dasgupta,et al.  Leveraging UPF-extracted assertions for modeling and formal verification of architectural power intent , 2010, Design Automation Conference.

[8]  C.M. Kirchsteiger,et al.  Simulation-based verification of power aware System-on-Chip designs using UPF IEEE 1801 , 2009, 2009 NORCHIP.

[9]  Michel Auguin,et al.  Using unified power format standard concepts for power-aware design and verification of systems-onchip at transaction level , 2012, IET Circuits Devices Syst..