A Realization of Index Generation Functions Using Multiple IGUs
暂无分享,去创建一个
[1] Yusuke Matsunaga. Synthesis Algorithm for Parallel Index Generator , 2014, IEICE Trans. Fundam. Electron. Commun. Comput. Sci..
[2] K. Pagiamtzis,et al. Content-addressable memory (CAM) circuits and architectures: a tutorial and survey , 2006, IEEE Journal of Solid-State Circuits.
[3] Tsutomu Sasao. On the numbers of variables to represent sparse logic functions , 2008, 2008 IEEE/ACM International Conference on Computer-Aided Design.
[4] Constantin Halatsis,et al. Irredundant Normal Forms and Minimal Dependence Sets of a Boolean Function , 1978, IEEE Transactions on Computers.
[5] Tsutomu Sasao. Memory-Based Logic Synthesis , 2011 .
[6] Tsutomu Sasao. Index Generation Functions: Tutorial , 2014, J. Multiple Valued Log. Soft Comput..
[7] Tsutomu Sasao,et al. Switching Theory for Logic Synthesis , 1999, Springer US.
[8] Tsutomu Sasao,et al. Implementations of Reconfigurable Logic Arrays on FPGAs , 2007, 2007 International Conference on Field-Programmable Technology.
[9] Yahiko Kambayashi. Logic Design of Programmable Logic Arrays , 1979, IEEE Transactions on Computers.
[10] Tsutomu Sasao. On the numbers of variables to represent sparse logic functions , 2008, ICCAD 2008.
[11] Tsutomu Sasao. Linear decomposition of index generation functions , 2012, 17th Asia and South Pacific Design Automation Conference.
[12] Tsutomu Sasao. On the number of dependent variables for incompletely specified multiple-valued functions , 2000, Proceedings 30th IEEE International Symposium on Multiple-Valued Logic (ISMVL 2000).
[13] Tsutomu Sasao,et al. Index Generation Functions: Recent Developments , 2011, 2011 41st IEEE International Symposium on Multiple-Valued Logic.
[14] Tsutomu Sasao,et al. A Realization of Index Generation Functions Using Modules of Uniform Sizes , 2010 .