Low‐power FPGA using partially low swing routing architecture

Since about 60% of the power consumption in FPGA is in routing, it is most important to reduce the power consumption in routing in order to reduce the overall power consumption in FPGA. In previous research, the reduction of the voltage swing in interconnect routing has been attempted in order to reduce the ED product. In general, low voltage swing of routing degrades the operating speed. Hence, in the present research, a partial reduction of voltage swing in routing is proposed. Also, a routing tool is developed for appropriate routing in the routing architecture with partially reduced voltage swing. Experiments show that the power consumption in routing can be reduced by about 30% without degrading the operating speed if the voltage swing in about 70% of the routing is reduced to half. © 2005 Wiley Periodicals, Inc. Electron Comm Jpn Pt 3, 88(11): 11–19, 2005; Published online in Wiley InterScience (www.interscience.wiley.com). DOI 10.1002/ecjc.20170

[1]  Jason Cong,et al.  Architecture evaluation for power-efficient FPGAs , 2003, FPGA '03.

[2]  Carl Ebeling,et al.  PathFinder: A Negotiation-Based Performance-Driven Router for FPGAs , 1995, Third International ACM Symposium on Field-Programmable Gate Arrays.

[3]  Jason Cong,et al.  FlowMap: an optimal technology mapping algorithm for delay optimization in lookup-table based FPGA designs , 1994, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..

[4]  Steven J. E. Wilton,et al.  A Flexible Power Model for FPGAs , 2002, FPL.

[5]  Jan M. Rabaey,et al.  Low-energy embedded FPGA structures , 1998, Proceedings. 1998 International Symposium on Low Power Electronics and Design (IEEE Cat. No.98TH8379).

[6]  Li Shang,et al.  Dynamic power consumption in Virtex™-II FPGA family , 2002, FPGA '02.

[7]  George Varghese,et al.  The design of a low energy FPGA , 1999, Proceedings. 1999 International Symposium on Low Power Electronics and Design (Cat. No.99TH8477).

[8]  Vaughn Betz,et al.  The stratixπ routing and logic architecture , 2003, FPGA '03.