A 10-b 320-MS/s Stage-Gain-Error Self-Calibration Pipeline ADC

A 10-b 320-MS/s pipeline analog-to-digital converter (ADC) with low dc gain opamps, as low as 30.6 dB based on simulations, in its multiplying digital-to-analog converters (MDACs) is presented. A foreground self-calibration technique is proposed to reduce stage gain error by adjusting feedback factor with a calibration capacitor array. The prototype in 90-nm low-power CMOS technology achieves conversion rate of 320 MS/s with peak SFDR and SNDR of 66.7 and 54.2 dB, respectively. The total power dissipation is 42 mW, and it occupies an active chip area of 0.21 mm2 including the calibration circuit. It results in a figure-of-merit (FOM) of 442 fJ/conversion-step. Only 168 clock cycles are used, and no external precise reference sources are needed for the calibration.

[1]  Seung-Hoon Lee,et al.  A 10-bit 400-MS/s 160-mW 0.13-/spl mu/m CMOS dual-channel pipeline ADC without channel mismatch calibration , 2006, IEEE Journal of Solid-State Circuits.

[2]  Behzad Razavi,et al.  Design techniques for high-speed, high-resolution comparators , 1992 .

[3]  Young-Jae Cho,et al.  A 10-b 150-MSample/s 1.8-V 123-mW CMOS A/D converter with 400-MHz input bandwidth , 2004, IEEE J. Solid State Circuits.

[4]  Un-Ku Moon,et al.  An Over-60 dB True Rail-to-Rail Performance Using Correlated Level Shifting and an Opamp With Only 30 dB Loop Gain , 2008, IEEE Journal of Solid-State Circuits.

[5]  Greg Patterson,et al.  A 16b 250MS/s IF-sampling pipelined A/D converter with background calibration , 2010, 2010 IEEE International Solid-State Circuits Conference - (ISSCC).

[6]  Un-Ku Moon,et al.  "Split ADC" architecture for deterministic digital background calibration of a 16-bit 1-MS/s ADC , 2006, IEEE Journal of Solid-State Circuits.

[7]  Akira Matsuzawa,et al.  A 10b 320 MS/s 40 mW open-loop interpolated pipeline ADC , 2011, 2011 Symposium on VLSI Circuits - Digest of Technical Papers.

[8]  P. R. Gray,et al.  A 1.5-V, 10-bit, 14.3-MS/s CMOS pipeline analog-to-digital converter , 1999, IEEE J. Solid State Circuits.

[9]  Borivoje Nikolic,et al.  Least mean square adaptive digital background calibration of pipelined analog-to-digital converters , 2004, IEEE Transactions on Circuits and Systems I: Regular Papers.

[10]  B. Larivee,et al.  A split-ADC architecture for deterministic digital background calibration of a 16b 1 MS/s ADC , 2005, ISSCC. 2005 IEEE International Digest of Technical Papers. Solid-State Circuits Conference, 2005..

[11]  Jong-Kee Kwon,et al.  A 10-bit 400-MS/s 160-mW 0.13-μm CMOS dual-channel pipeline ADC without channel mismatch calibration , 2006 .

[12]  B. Razavi,et al.  A 10-Bit 500-MS/s 55-mW CMOS ADC , 2009, IEEE Journal of Solid-State Circuits.

[13]  I-Ching Chen,et al.  A 1-GS/s 6-Bit Two-Channel Two-Step ADC in 0.13-$\mu$m CMOS , 2009, IEEE Journal of Solid-State Circuits.

[14]  Paul R. Gray,et al.  A 13-b 2.5-MHz self-calibrated pipelined A/D converter in 3- mu m CMOS , 1991 .

[15]  C. Schwoerer,et al.  An 80 MHz 10 b pipeline ADC with dynamic range doubling and dynamic reference selection , 2004, 2004 IEEE International Solid-State Circuits Conference (IEEE Cat. No.04CH37519).