Performance enhancement of strained-Si MOSFETs fabricated on a chemical-mechanical-polished SiGe substrate

Chemical-mechanical-polishing (CMP) was used to smooth the surface of a SiGe substrate, on which strained-Si n- and p-MOSFETs were fabricated. By applying CMP after growing the SiGe buffer layer, the surface roughness was considerably reduced, namely, to 0.4 nm (rms). A strained-Si layer was then successfully grown on the CMP-treated SiGe substrate. The fabricated strained-Si MOSFETs showed good turn-off characteristics, (i.e., equivalent to those of Si control devices). Moreover, capacitance-voltage (CV) measurements revealed that the quality of the gate oxide of the strained-Si devices was the same as that of the Si control devices. Flat-band and threshold voltages of the strained-Si devices were different from those of the Si control devices mainly due to band discontinuity. Electron and hole mobilities of strained-Si MOSFETs under a vertical field up to 1.5 MV/cm increased by 120% and 42%, respectively, compared to the universal mobility. Furthermore, current drive of the n- and p-MOSFETs (L/sub eff//spl ges/0.3 /spl mu/m) was increased roughly by 70% and 50%, respectively. These improvements in characteristics indicate that CMP of the SiGe substrate is a critical technique for developing high-performance strained-Si CMOS.

[1]  H.-S.P. Wong,et al.  Carrier mobility enhancement in strained Si-on-insulator fabricated by wafer bonding , 2001, 2001 Symposium on VLSI Technology. Digest of Technical Papers (IEEE Cat. No.01 CH37184).

[2]  N. Sugiyama,et al.  Electron and hole mobility enhancement in strained-Si MOSFET's on SiGe-on-insulator substrates fabricated by SIMOX technology , 2000, IEEE Electron Device Letters.

[3]  Junichi Murota,et al.  High-mobility strained-Si PMOSFET's , 1996 .

[4]  A. Grill,et al.  Strained Si NMOSFETs for high performance CMOS technology , 2001, 2001 Symposium on VLSI Technology. Digest of Technical Papers (IEEE Cat. No.01 CH37184).

[5]  Wolf,et al.  Strain-induced two-dimensional electron gas in selectively doped Si/SixGe1-x superlattices. , 1985, Physical review letters.

[6]  Chenming Hu,et al.  An AC conductance technique for measuring self-heating in SOI MOSFET's , 1995, IEEE Electron Device Letters.

[7]  J. Ziegler,et al.  stopping and range of ions in solids , 1985 .

[8]  R. F. Motta,et al.  A new method to determine MOSFET channel length , 1980, IEEE Electron Device Letters.

[9]  Randall M. Feenstra,et al.  Scattering from strain variations in high‐mobility Si/SiGe heterostructures , 1995 .

[10]  J. Welser,et al.  NMOS and PMOS transistors fabricated in strained silicon/relaxed silicon-germanium structures , 1992, 1992 International Technical Digest on Electron Devices Meeting.

[11]  Nobuyuki Sugii,et al.  Thermal stability of the strained-Si/Si0.7Ge0.3 heterostructure , 2001 .

[12]  K. Terada,et al.  A New Method to Determine Effective MOSFET Channel Length , 1979 .

[13]  Philip J. Tobin,et al.  Relaxation of strained Si layers grown on SiGe buffers , 1999 .

[14]  D. Antoniadis,et al.  Carrier mobilities and process stability of strained Si n- and p-MOSFETs on SiGe virtual substrates , 2001 .

[15]  Nobuyuki Sugii,et al.  Role of Si1−xGex buffer layer on mobility enhancement in a strained-Si n-channel metal–oxide–semiconductor field-effect transistor , 1999 .

[16]  Nobuyuki Sugii,et al.  Elimination of parasitic channels in strained-Si p-channel metal-oxide-semiconductor field-effect transistors , 2001 .

[17]  H. Osten,et al.  Measurement of stress and relaxation in Si1−xGex layers by Raman line shift and x‐ray diffraction , 1993 .