Synthesis of PCHB-WCHB hybrid quasi-delay insensitive circuits
暂无分享,去创建一个
[1] Piyush Prakash,et al. Slack matching quasi delay-insensitive circuits , 2006, 12th IEEE International Symposium on Asynchronous Circuits and Systems (ASYNC'06).
[2] Peter A. Beerel,et al. Slack matching mode-based asynchronous circuits for average-case performance , 2013, 2013 IEEE/ACM International Conference on Computer-Aided Design (ICCAD).
[3] Steven M. Nowick,et al. An efficient algorithm for time separation of events in concurrent systems , 2007, 2007 IEEE/ACM International Conference on Computer-Aided Design.
[4] Jie-Hong Roland Jiang,et al. A general framework for efficient performance analysis of acyclic asynchronous pipelines , 2015, 2015 IEEE/ACM International Conference on Computer-Aided Design (ICCAD).
[5] Scott A. Brandt,et al. NULL Convention Logic/sup TM/: a complete and consistent logic for asynchronous digital circuit synthesis , 1996, Proceedings of International Conference on Application Specific Systems, Architectures and Processors: ASAP '96.
[6] Montek Singh,et al. Bottleneck Analysis and Alleviation in Pipelined Systems: A Fast Hierarchical Approach , 2009, 2009 15th IEEE Symposium on Asynchronous Circuits and Systems.
[7] C. V. Ramamoorthy,et al. Performance Evaluation of Asynchronous Concurrent Systems Using Petri Nets , 1980, IEEE Transactions on Software Engineering.
[8] Jie-Hong Roland Jiang,et al. SPOCK: Static performance analysis and deadlock verification for efficient asynchronous circuit synthesis , 2015, 2015 IEEE/ACM International Conference on Computer-Aided Design (ICCAD).
[9] Alain J. Martin,et al. Asynchronous Techniques for System-on-Chip Design , 2006, Proceedings of the IEEE.
[10] Alexander Taubin,et al. Heuristic Based throughput Analysis and Optimization of Asynchronous Pipelines , 2009, 2009 15th IEEE Symposium on Asynchronous Circuits and Systems.
[11] Jie-Hong R. Jiang,et al. Scalable Synthesis of PCHB-WCHB Hybrid Quasi-Delay Insensitive Circuits , 2016, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..
[12] Steve Furber,et al. Principles of Asynchronous Circuit Design: A Systems Perspective , 2010 .
[13] Jens Sparsø,et al. Principles of Asynchronous Circuit Design , 2001 .
[14] Kwang-Ting Cheng,et al. Electronic Design Automation: Synthesis, Verification, and Test , 2009 .
[15] Alex Kondratyev,et al. Design of Asynchronous Circuits Using Synchronous CAD Tools , 2002, IEEE Des. Test Comput..
[16] Ieee Circuits,et al. IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems information for authors , 2018, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.
[17] Srinivas Devadas,et al. Logic Synthesis in a Nutshell , 2009 .
[18] Andrew M Lines,et al. Pipelined Asynchronous Circuits , 1998 .
[19] Peter A. Beerel,et al. Slack matching asynchronous designs , 2006, 12th IEEE International Symposium on Asynchronous Circuits and Systems (ASYNC'06).
[20] Mitchell A. Thornton,et al. Uncle - An RTL Approach to Asynchronous Design , 2012, 2012 IEEE 18th International Symposium on Asynchronous Circuits and Systems.
[21] Peter A. Beerel,et al. Proteus: An ASIC Flow for GHz Asynchronous Designs , 2011, IEEE Design & Test of Computers.
[22] Jan Magott,et al. Performance Evaluation of Concurrent Systems Using Petri Nets , 1984, Inf. Process. Lett..
[23] Peter A. Beerel,et al. A Designer's Guide to Asynchronous VLSI , 2010 .
[24] Robert K. Brayton,et al. DAG-aware AIG rewriting: a fresh look at combinational logic synthesis , 2006, 2006 43rd ACM/IEEE Design Automation Conference.
[25] S.C. Goldstein,et al. Leveraging Protocol Knowledge in Slack Matching , 2006, 2006 IEEE/ACM International Conference on Computer Aided Design.
[26] David E. Muller. Asynchronous logics and application to information processing , 1962 .
[27] Robert K. Brayton,et al. Combinational and sequential mapping with priority cuts , 2007, 2007 IEEE/ACM International Conference on Computer-Aided Design.