FPGA Soft-Core Processors, Compiler and Hardware Optimizations Validated Using HOG

There is demand for an easily programmable, high performance image processing platform based on FPGAs. In previous work, a novel, high performance processor - IPPro was developed and a Histogram of Orientated Gradients HOG algorithm study undertaken on a Xilinx Zynq platform. Here, we identify and explore a number of mapping strategies to improve processing efficiency for soft-cores and a number of options for creation of a division coprocessor. This is demonstrated for the revised high definition HOG implementation on a Zynq platform, resulting in a performance of 328i¾?fps which represents a 146i¾?% speed improvement over the original realization and a tenfold reduction in energy.

[1]  Roger F. Woods,et al.  Histogram of oriented gradients front end processing: An FPGA based processor approach , 2014, 2014 IEEE Workshop on Signal Processing Systems (SiPS).

[2]  Oscar Nestares,et al.  Fusing image data with location and orientation sensor data streams for consumer video applications , 2010, 2010 IEEE Computer Society Conference on Computer Vision and Pattern Recognition - Workshops.

[3]  Roger F. Woods,et al.  IPPro: FPGA based image processing processor , 2014, 2014 IEEE Workshop on Signal Processing Systems (SiPS).

[4]  Michael J. Flynn,et al.  Division Algorithms and Implementations , 1997, IEEE Trans. Computers.

[5]  Guy Lemieux,et al.  VENICE: A Compact Vector Processor for FPGA Applications , 2012, 2012 IEEE 20th International Symposium on Field-Programmable Custom Computing Machines.

[6]  Hannu Tenhunen,et al.  Switching Sensitive Driver Circuit to Combat Dynamic Delay in On-Chip Buses , 2005, PATMOS.

[7]  Ulrich Brunsmann,et al.  FPGA-Based Real-Time Pedestrian Detection on High-Resolution Images , 2013, 2013 IEEE Conference on Computer Vision and Pattern Recognition Workshops.

[8]  Bill Triggs,et al.  Histograms of oriented gradients for human detection , 2005, 2005 IEEE Computer Society Conference on Computer Vision and Pattern Recognition (CVPR'05).

[9]  Yuichiro Shibata,et al.  Deep pipelined one-chip FPGA implementation of a real-time image-based human detection algorithm , 2011, 2011 International Conference on Field-Programmable Technology.

[10]  Suhaib A. Fahmy,et al.  Analysis and optimization of a deeply pipelined FPGA soft processor , 2014, 2014 International Conference on Field-Programmable Technology (FPT).

[11]  Russell Tessier,et al.  FlexGrip: A soft GPGPU for FPGAs , 2013, 2013 International Conference on Field-Programmable Technology (FPT).

[12]  Amit K. Roy-Chowdhury,et al.  Evaluation and Acceleration of High-Throughput Fixed-Point Object Detection on FPGAs , 2015, IEEE Transactions on Circuits and Systems for Video Technology.

[13]  Jean-Pierre Deschamps,et al.  Guide to FPGA Implementation of Arithmetic Functions , 2012, Lecture Notes in Electrical Engineering.