On CMOS scaling and A/D-converter performance
暂无分享,去创建一个
[1] Boris Murmann,et al. A/D converter trends: Power dissipation, scaling and digitally assisted architectures , 2008, 2008 IEEE Custom Integrated Circuits Conference.
[2] C.W. Bostian,et al. Analog-to-digital converters , 2005, IEEE Signal Processing Magazine.
[3] J. Kornblum,et al. A 14-bit 125 MS/s IF/RF Sampling Pipelined ADC With 100 dB SFDR and 50 fs Jitter , 2006, IEEE Journal of Solid-State Circuits.
[4] W. Sansen. Analog design challenges in nanometer CMOS technologies , 2007, 2007 IEEE Asian Solid-State Circuits Conference.
[5] Boris Murmann,et al. Power Dissipation Bounds for High-Speed Nyquist Analog-to-Digital Converters , 2009, IEEE Transactions on Circuits and Systems I: Regular Papers.
[6] Michiel Steyaert,et al. Speed-power-accuracy tradeoff in high-speed CMOS ADCs , 2002 .
[7] T. Fiez,et al. 142 dB /spl Delta//spl Sigma/ ADC with a 100 nV LSB in a 3 V CMOS process , 2000, Proceedings of the IEEE 2000 Custom Integrated Circuits Conference (Cat. No.00CH37044).
[8] Bengt E. Jonsson. A survey of A/D-Converter performance evolution , 2010, 2010 17th IEEE International Conference on Electronics, Circuits and Systems.
[9] Jaesik Lee. High-Speed Analog-to-Digital Converters in SiGe Technologies , 2007, 2007 IEEE Compound Semiconductor Integrated Circuits Symposium.
[10] Borivoje Nikolic,et al. Scaling of analog-to-digital converters into ultra-deep-submicron CMOS , 2005, Proceedings of the IEEE 2005 Custom Integrated Circuits Conference, 2005..
[11] Eric A. M. Klumperink,et al. A 1.9μW 4.4fJ/Conversion-step 10b 1MS/s Charge-Redistribution ADC , 2008, 2008 IEEE International Solid-State Circuits Conference - Digest of Technical Papers.
[12] Lawrence E. Larson,et al. A deep-submicrometer analog-to-digital converter using focused-ion-beam implants , 1990 .
[13] Klaas Bult. Embedded analog-to-digital converters , 2009, 2009 Proceedings of ESSCIRC.
[14] A. Matsuzawa. Technology trend of ADCs , 2008, 2008 IEEE International Symposium on VLSI Design, Automation and Test (VLSI-DAT).
[15] K. G. Merkel,et al. A survey of high performance analog-to-digital converters for defense space applications , 2003, 2003 IEEE Aerospace Conference Proceedings (Cat. No.03TH8652).
[16] B. Buter,et al. A 1.2V 250mW 14b 100MS/s digitally calibrated pipeline ADC in 90nm CMOS , 2008, 2008 IEEE Symposium on VLSI Circuits.
[17] S. Andersson,et al. On the power consumption of analog to digital converters , 2006, 2006 NORCHIP.
[18] Colin Lyden,et al. An 18b 12.5MHz ADC with 93dB SNR , 2010, 2010 IEEE International Solid-State Circuits Conference - (ISSCC).
[19] C. Lyden,et al. A 100dB SNR 2.5MS/s output data rate /spl Delta//spl Sigma/ ADC , 2005, ISSCC. 2005 IEEE International Digest of Technical Papers. Solid-State Circuits Conference, 2005..
[20] Marinette Besson,et al. A 40GS/s 6b ADC in 65nm CMOS , 2010, 2010 IEEE International Solid-State Circuits Conference - (ISSCC).
[21] Robert H. Walden,et al. Analog-to-digital converter survey and analysis , 1999, IEEE J. Sel. Areas Commun..