Architectural and physical design challenges for one-million gate FPGAs and beyond

Process technology advances tell us that the one-million gate Field-Programmable Gate Array (FPGA) will soon be here, and larger devices shortly after that. We feel that current architectures will not estend directly to this scale because: they do not handle routing delays effectively; they require excessive compile/place/route times; and because they do not exploit new opportunities are presented by the increase in available transistors and wiring. In this paper we describe several challenges that will need to be solved for these large-scale FPGAs to realize their full potential.

[1]  Zvonko G. Vranesic,et al.  Minimizing interconnection delays in array-based FPGAs , 1994, Proceedings of IEEE Custom Integrated Circuits Conference - CICC '94.

[2]  Martin D. F. Wong,et al.  On channel segmentation design for row-based FPGAs , 1992, 1992 IEEE/ACM International Conference on Computer-Aided Design.

[3]  Glenn H. Chapman,et al.  Laser correcting defects to create transparent routing for large area FPGA's , 1997, FPGA '97.

[4]  M. Mehendale,et al.  Optimization Of Channel Segmentation For Channelled Architecture FPGAs , 1992, 1992 Proceedings of the IEEE Custom Integrated Circuits Conference.

[5]  Steven J. E. Wilton,et al.  Memory/logic interconnect flexibility in FPGAs with large embedded memory arrays , 1996, Proceedings of Custom Integrated Circuits Conference.

[6]  Dwight D. Hill,et al.  ORCA: A New Architecture for High-Performance FPLs , 1992, FPL.

[7]  Massoud Pedram,et al.  Design and analysis of segmented routing channels for row-based FPGA's , 1994, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..

[8]  Reiner W. Hartenstein,et al.  Field-Programmable Gate Arrays: Architecture and Tools for Rapid Prototyping , 1992, Lecture Notes in Computer Science.

[9]  V. Roychowdhury,et al.  Segmented channel routing , 1990, 27th ACM/IEEE Design Automation Conference.

[10]  Steven Trimberger,et al.  Architecture issues and solutions for a high-capacity FPGA , 1997, FPGA '97.

[11]  P. Alfke,et al.  Third-Generation Architecture Boosts Speed And Density Of Field-Programmable Gate Arrays , 1991, Electro International, 1991.