Truncated Binary Multipliers With Variable Correction and Minimum Mean Square Error

Truncated multipliers compute the n most-significant bits of the n × n bits product. This paper focuses on variable-correction truncated multipliers, where some partial-products are discarded, to reduce complexity, and a suitable compensation function is added to partly compensate the introduced error. The optimal compensation function, that minimizes the mean square error, is obtained in this paper in closed-form for the first time. A sub optimal compensation function, best suited for hardware implementation, is introduced. Efficient multipliers implementation based on sub-optimal function is discussed. Proposed truncated multipliers are extensively compared with previously proposed circuits. Experimental results, for a 0.18 μm technology, are also presented.

[1]  Shiann Rong Kuang,et al.  Low-error configurable truncated multipliers for multiply-accumulate applications , 2006 .

[2]  Michael J. Schulte,et al.  Reduced power dissipation through truncated multiplication , 1999, Proceedings IEEE Alessandro Volta Memorial Workshop on Low-Power Design.

[3]  E. Swartzlander,et al.  Truncated multiplication with correction constant [for DSP] , 1993, Proceedings of IEEE Workshop on VLSI Signal Processing.

[4]  Chih-Wei Liu,et al.  Carry Estimation for Two's Complement Fixed-Width Multipliers , 2006, 2006 IEEE Workshop on Signal Processing Systems Design and Implementation.

[5]  E. J. King,et al.  Data-dependent truncation scheme for parallel multipliers , 1997, Conference Record of the Thirty-First Asilomar Conference on Signals, Systems and Computers (Cat. No.97CB36136).

[6]  Vojin G. Oklobdzija,et al.  A Method for Speed Optimized Partial Product Reduction and Generation of Fast Parallel Multipliers Using an Algorithmic Approach , 1996, IEEE Trans. Computers.

[7]  Javier D. Bruguera,et al.  High-speed function approximation using a minimax quadratic interpolator , 2005, IEEE Transactions on Computers.

[8]  R. Ravi,et al.  Optimal Circuits for Parallel Multipliers , 1998, IEEE Trans. Computers.

[9]  Jarkko Niittylahti,et al.  A hardware efficient direct digital frequency synthesizer , 2001, ICECS 2001. 8th IEEE International Conference on Electronics, Circuits and Systems (Cat. No.01EX483).

[10]  James E. Stine,et al.  Variations on truncated multiplication , 2003, Euromicro Symposium on Digital System Design, 2003. Proceedings..

[11]  Jer Min Jou,et al.  Design of low-error fixed-width multipliers for DSP applications , 1999 .

[12]  A.G.M. Strollo,et al.  A 380 MHz Direct Digital Synthesizer/Mixer With Hybrid CORDIC Architecture in 0.25 $\mu{\hbox {m}}$ CMOS , 2007, IEEE Journal of Solid-State Circuits.

[13]  Chih-Chyau Yang,et al.  Generalized low-error area-efficient fixed-width multipliers , 2005, IEEE Transactions on Circuits and Systems I: Regular Papers.

[14]  Y. C. Lim,et al.  Single-Precision Multiplier with Reduced Circuit Complexity for Signal Processing Applications , 1992, IEEE Trans. Computers.

[15]  Davide De Caro,et al.  Design of fixed-width multipliers with minimum mean square error , 2007, 2007 18th European Conference on Circuit Theory and Design.

[16]  Jer Min Jou,et al.  The design of an adaptive on-line binary arithmetic-coding chip , 1998 .

[17]  Behrooz Parhami,et al.  Computer arithmetic - algorithms and hardware designs , 1999 .

[18]  E.E. Swartzlander,et al.  Truncated Multiplication with Symmetric Correction , 2006, 2006 Fortieth Asilomar Conference on Signals, Systems and Computers.

[19]  Andreas Antoniou,et al.  Area-efficient multipliers for digital signal processing applications , 1996 .

[20]  Lan-Da Van,et al.  Design of the lower error fixed-width multiplier and its application , 2000 .

[21]  E.E. Swartzlander.  Truncated multiplication with approximate rounding , 1999, Conference Record of the Thirty-Third Asilomar Conference on Signals, Systems, and Computers (Cat. No.CH37020).

[22]  Arnaud Tisserand,et al.  Carry Prediction and Selection for Truncated Multiplication , 2006, 2006 IEEE Workshop on Signal Processing Systems Design and Implementation.

[23]  Bruce A. Wooley,et al.  A Two's Complement Parallel Array Multiplication Algorithm , 1973, IEEE Transactions on Computers.

[24]  Davide De Caro,et al.  Dual-tree error compensation for high performance fixed-width multipliers , 2005, IEEE Transactions on Circuits and Systems II: Express Briefs.